
John C. Ingham
Examiner (ID: 4266, Phone: (571)272-8793 , Office: P/2819 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2897, 2819, 2814 |
| Total Applications | 619 |
| Issued Applications | 473 |
| Pending Applications | 3 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5751014
[patent_doc_number] => 20060220163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Light sources that use diamond nanowires'
[patent_app_type] => utility
[patent_app_number] => 11/096949
[patent_app_country] => US
[patent_app_date] => 2005-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3658
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220163.pdf
[firstpage_image] =>[orig_patent_app_number] => 11096949
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/096949 | Light sources that use diamond nanowires | Mar 30, 2005 | Abandoned |
Array
(
[id] => 5751021
[patent_doc_number] => 20060220170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'High-voltage field effect transistor having isolation structure'
[patent_app_type] => utility
[patent_app_number] => 11/096959
[patent_app_country] => US
[patent_app_date] => 2005-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2190
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220170.pdf
[firstpage_image] =>[orig_patent_app_number] => 11096959
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/096959 | High-voltage field effect transistor having isolation structure | Mar 30, 2005 | Abandoned |
Array
(
[id] => 5646025
[patent_doc_number] => 20060131757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Light emitting module'
[patent_app_type] => utility
[patent_app_number] => 11/095799
[patent_app_country] => US
[patent_app_date] => 2005-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 2806
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20060131757.pdf
[firstpage_image] =>[orig_patent_app_number] => 11095799
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/095799 | Light emitting module | Mar 30, 2005 | Abandoned |
Array
(
[id] => 6949724
[patent_doc_number] => 20050224818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Semiconductor light emitting device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/093039
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20050224818.pdf
[firstpage_image] =>[orig_patent_app_number] => 11093039
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/093039 | Semiconductor light emitting device and method of manufacturing the same | Mar 29, 2005 | Issued |
Array
(
[id] => 843453
[patent_doc_number] => 07387908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-17
[patent_title] => 'CMOS imager with enhanced transfer of charge and low voltage operation and method of formation'
[patent_app_type] => utility
[patent_app_number] => 11/093294
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 7671
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/387/07387908.pdf
[firstpage_image] =>[orig_patent_app_number] => 11093294
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/093294 | CMOS imager with enhanced transfer of charge and low voltage operation and method of formation | Mar 29, 2005 | Issued |
Array
(
[id] => 5854559
[patent_doc_number] => 20060226492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'Semiconductor device featuring an arched structure strained semiconductor layer'
[patent_app_type] => utility
[patent_app_number] => 11/094008
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5517
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0226/20060226492.pdf
[firstpage_image] =>[orig_patent_app_number] => 11094008
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/094008 | Semiconductor device featuring an arched structure strained semiconductor layer | Mar 29, 2005 | Abandoned |
Array
(
[id] => 5805164
[patent_doc_number] => 20060091517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Stacked semiconductor multi-chip package'
[patent_app_type] => utility
[patent_app_number] => 11/092308
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5213
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20060091517.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092308
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092308 | Stacked semiconductor multi-chip package | Mar 28, 2005 | Abandoned |
Array
(
[id] => 6975509
[patent_doc_number] => 20050285224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/091469
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12029
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20050285224.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091469
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091469 | Fuse element with adjustable resistance | Mar 28, 2005 | Issued |
Array
(
[id] => 7016496
[patent_doc_number] => 20050218513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Semiconductor apparatus, manufacturing method thereof, semiconductor module apparatus using semiconductor apparatus, and wire substrate for semiconductor apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/091918
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14907
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20050218513.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091918
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091918 | Semiconductor apparatus, manufacturing method thereof, semiconductor module apparatus using semiconductor apparatus, and wire substrate for semiconductor apparatus | Mar 28, 2005 | Abandoned |
Array
(
[id] => 7214008
[patent_doc_number] => 20050253187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/091419
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6760
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20050253187.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091419
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091419 | Semiconductor device with buried-oxide film | Mar 28, 2005 | Issued |
Array
(
[id] => 322915
[patent_doc_number] => 07518148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-14
[patent_title] => 'Full fault tolerant architecture for organic electronic devices'
[patent_app_type] => utility
[patent_app_number] => 11/092488
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6806
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/518/07518148.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092488
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092488 | Full fault tolerant architecture for organic electronic devices | Mar 28, 2005 | Issued |
Array
(
[id] => 7018373
[patent_doc_number] => 20050220392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Optical integrated device'
[patent_app_type] => utility
[patent_app_number] => 11/091719
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6904
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20050220392.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091719
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091719 | Optical integrated device | Mar 28, 2005 | Abandoned |
Array
(
[id] => 169642
[patent_doc_number] => 07667289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Fuse structure having a tortuous metal fuse line'
[patent_app_type] => utility
[patent_app_number] => 11/091508
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 1754
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/667/07667289.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091508
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091508 | Fuse structure having a tortuous metal fuse line | Mar 28, 2005 | Issued |
Array
(
[id] => 6955743
[patent_doc_number] => 20050212113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'HYBRID INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 10/907338
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6807
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20050212113.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907338
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907338 | HYBRID INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 28, 2005 | Abandoned |
Array
(
[id] => 6949816
[patent_doc_number] => 20050224910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Semiconductor integrated circuit having polysilicon fuse, method of forming the same, and method of adjusting circuit parameter thereof'
[patent_app_type] => utility
[patent_app_number] => 11/090199
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6701
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20050224910.pdf
[firstpage_image] =>[orig_patent_app_number] => 11090199
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/090199 | Semiconductor integrated circuit having polysilicon fuse, method of forming the same, and method of adjusting circuit parameter thereof | Mar 27, 2005 | Abandoned |
Array
(
[id] => 6955668
[patent_doc_number] => 20050212038
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'Leakage control in semiconductor apparatus and fabricating method'
[patent_app_type] => utility
[patent_app_number] => 11/090009
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 3801
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20050212038.pdf
[firstpage_image] =>[orig_patent_app_number] => 11090009
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/090009 | Leakage control in semiconductor apparatus and fabricating method | Mar 27, 2005 | Abandoned |
Array
(
[id] => 5838219
[patent_doc_number] => 20060118877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-08
[patent_title] => 'Vertical cavity surface emitting laser with integrated electrostatic discharge protection'
[patent_app_type] => utility
[patent_app_number] => 11/091179
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3462
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0118/20060118877.pdf
[firstpage_image] =>[orig_patent_app_number] => 11091179
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/091179 | Vertical cavity surface emitting laser with integrated electrostatic discharge protection | Mar 27, 2005 | Issued |
Array
(
[id] => 5765656
[patent_doc_number] => 20050263764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'CMOS imaging device having an improved fill factor'
[patent_app_type] => utility
[patent_app_number] => 11/090159
[patent_app_country] => US
[patent_app_date] => 2005-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2830
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20050263764.pdf
[firstpage_image] =>[orig_patent_app_number] => 11090159
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/090159 | CMOS imaging device having an improved fill factor | Mar 27, 2005 | Abandoned |
Array
(
[id] => 7018372
[patent_doc_number] => 20050220391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Optical integrated device'
[patent_app_type] => utility
[patent_app_number] => 11/089019
[patent_app_country] => US
[patent_app_date] => 2005-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7821
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20050220391.pdf
[firstpage_image] =>[orig_patent_app_number] => 11089019
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/089019 | Optical integrated device | Mar 24, 2005 | Issued |
Array
(
[id] => 7183094
[patent_doc_number] => 20050161699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Method for manufacturing of a vertical light emitting device structure'
[patent_app_type] => utility
[patent_app_number] => 11/082809
[patent_app_country] => US
[patent_app_date] => 2005-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4383
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20050161699.pdf
[firstpage_image] =>[orig_patent_app_number] => 11082809
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/082809 | Method for manufacturing of a vertical light emitting device structure | Mar 17, 2005 | Abandoned |