
John C. Ingham
Examiner (ID: 4266, Phone: (571)272-8793 , Office: P/2819 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2897, 2819, 2814 |
| Total Applications | 619 |
| Issued Applications | 473 |
| Pending Applications | 3 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9393878
[patent_doc_number] => 20140091284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'ORGANIC LIGHT EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/866421
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7857
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866421
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866421 | Organic light emitting diode | Apr 18, 2013 | Issued |
Array
(
[id] => 9882407
[patent_doc_number] => 08969171
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Method of making deep trench, and devices formed by the method'
[patent_app_type] => utility
[patent_app_number] => 13/866092
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3261
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866092
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866092 | Method of making deep trench, and devices formed by the method | Apr 18, 2013 | Issued |
Array
(
[id] => 9951697
[patent_doc_number] => 09000490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-07
[patent_title] => 'Semiconductor package having IC dice and voltage tuners'
[patent_app_type] => utility
[patent_app_number] => 13/866893
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4036
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866893
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866893 | Semiconductor package having IC dice and voltage tuners | Apr 18, 2013 | Issued |
Array
(
[id] => 10125430
[patent_doc_number] => 09159799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Method of fabricating a merged P-N junction and schottky diode with regrown gallium nitride layer'
[patent_app_type] => utility
[patent_app_number] => 13/866286
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5424
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866286
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866286 | Method of fabricating a merged P-N junction and schottky diode with regrown gallium nitride layer | Apr 18, 2013 | Issued |
Array
(
[id] => 9728852
[patent_doc_number] => 20140264559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'SUPER JUNCTION TRENCH METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/866102
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3737
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866102
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866102 | Super junction trench metal oxide semiconductor device and method of making the same | Apr 18, 2013 | Issued |
Array
(
[id] => 9875955
[patent_doc_number] => 08963228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Non-volatile memory device integrated with CMOS SOI FET on a single chip'
[patent_app_type] => utility
[patent_app_number] => 13/865267
[patent_app_country] => US
[patent_app_date] => 2013-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5278
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13865267
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/865267 | Non-volatile memory device integrated with CMOS SOI FET on a single chip | Apr 17, 2013 | Issued |
Array
(
[id] => 9515392
[patent_doc_number] => 20140151884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'SELF-FORMING BARRIER STRUCTURE AND SEMICONDUCTOR DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/865847
[patent_app_country] => US
[patent_app_date] => 2013-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3027
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13865847
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/865847 | SELF-FORMING BARRIER STRUCTURE AND SEMICONDUCTOR DEVICE HAVING THE SAME | Apr 17, 2013 | Abandoned |
Array
(
[id] => 10909463
[patent_doc_number] => 20140312480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'DOUBLE-SIDE EXPOSED SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/865340
[patent_app_country] => US
[patent_app_date] => 2013-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2623
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13865340
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/865340 | Double-side exposed semiconductor device | Apr 17, 2013 | Issued |
Array
(
[id] => 10888097
[patent_doc_number] => 08912093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Die seal layout for VFTL dual damascene in a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/865714
[patent_app_country] => US
[patent_app_date] => 2013-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 4728
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13865714
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/865714 | Die seal layout for VFTL dual damascene in a semiconductor device | Apr 17, 2013 | Issued |
Array
(
[id] => 10022475
[patent_doc_number] => 09064970
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Memory including blocking dielectric in etch stop tier'
[patent_app_type] => utility
[patent_app_number] => 13/864794
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 3242
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864794
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864794 | Memory including blocking dielectric in etch stop tier | Apr 16, 2013 | Issued |
Array
(
[id] => 10909401
[patent_doc_number] => 20140312417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'Semiconductor Device and Method of Manufacturing a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 13/864339
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6576
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864339
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864339 | Semiconductor device and method of manufacturing a semiconductor device | Apr 16, 2013 | Issued |
Array
(
[id] => 10035648
[patent_doc_number] => 09076976
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Light-emitting element, light-emitting device, electronic appliance, and lighting device'
[patent_app_type] => utility
[patent_app_number] => 13/864407
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 40
[patent_no_of_words] => 22762
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864407
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864407 | Light-emitting element, light-emitting device, electronic appliance, and lighting device | Apr 16, 2013 | Issued |
Array
(
[id] => 9104570
[patent_doc_number] => 20130277701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'PACKAGE AND METHOD FOR MANUFACTURING PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/864402
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5195
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864402
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864402 | Package for mounting a light emitting element including a flat plate-shaped electrode and method for manufacture | Apr 16, 2013 | Issued |
Array
(
[id] => 10004027
[patent_doc_number] => 09048125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/863457
[patent_app_country] => US
[patent_app_date] => 2013-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 33
[patent_no_of_words] => 9290
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13863457
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/863457 | Semiconductor device and manufacturing method thereof | Apr 15, 2013 | Issued |
Array
(
[id] => 9729116
[patent_doc_number] => 20140264823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Systems and Methods for Fabricating Semiconductor Devices Having Larger Die Dimensions'
[patent_app_type] => utility
[patent_app_number] => 13/863630
[patent_app_country] => US
[patent_app_date] => 2013-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3063
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13863630
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/863630 | Systems and methods for fabricating semiconductor devices having larger die dimensions | Apr 15, 2013 | Issued |
Array
(
[id] => 10093186
[patent_doc_number] => 09130016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Method of manufacturing through-glass vias'
[patent_app_type] => utility
[patent_app_number] => 13/862953
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7776
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13862953
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/862953 | Method of manufacturing through-glass vias | Apr 14, 2013 | Issued |
Array
(
[id] => 10832039
[patent_doc_number] => 08860212
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-14
[patent_title] => 'Fluid cooled semiconductor die package'
[patent_app_type] => utility
[patent_app_number] => 13/862473
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4658
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13862473
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/862473 | Fluid cooled semiconductor die package | Apr 14, 2013 | Issued |
Array
(
[id] => 10838488
[patent_doc_number] => 08866167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Nitride semiconductor light emitting device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/854442
[patent_app_country] => US
[patent_app_date] => 2013-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 6352
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13854442
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/854442 | Nitride semiconductor light emitting device and fabrication method thereof | Mar 31, 2013 | Issued |
Array
(
[id] => 8937318
[patent_doc_number] => 20130187115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-25
[patent_title] => 'PROGRAMMABLE METALLIZATION MEMORY CELLS VIA SELECTIVE CHANNEL FORMING'
[patent_app_type] => utility
[patent_app_number] => 13/785516
[patent_app_country] => US
[patent_app_date] => 2013-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4273
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13785516
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/785516 | PROGRAMMABLE METALLIZATION MEMORY CELLS VIA SELECTIVE CHANNEL FORMING | Mar 4, 2013 | Abandoned |
Array
(
[id] => 9401580
[patent_doc_number] => 08691633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Metal structure for memory device'
[patent_app_type] => utility
[patent_app_number] => 13/774797
[patent_app_country] => US
[patent_app_date] => 2013-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4303
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13774797
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/774797 | Metal structure for memory device | Feb 21, 2013 | Issued |