John D. Blanton

Array ( [id] => 9341759 [patent_doc_number] => 20140068543 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-03-06 [patent_title] => 'METHOD TO ENHANCE DOUBLE PATTERNING ROUTING EFFICIENCY' [patent_app_type] => utility [patent_app_number] => 13/603304 [patent_app_country] => US [patent_app_date] => 2012-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3403 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13603304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8756449 [patent_doc_number] => 20130090753 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-04-11 [patent_title] => 'DESIGN SUPPORT APPARATUS, DESIGN SUPPORT PROGRAM, AND DESIGN SUPPORT METHOD' [patent_app_type] => utility [patent_app_number] => 13/595238 [patent_app_country] => US [patent_app_date] => 2012-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 13540 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8524118 [patent_doc_number] => 20120323526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-20 [patent_title] => 'POLISHING ESTIMATION/EVALUATION DEVICE, OVERPOLISHING CONDITION CALCULATION DEVICE, AND COMPUTER-READABLE NON-TRANSITORY MEDIUM THEREOF' [patent_app_type] => utility [patent_app_number] => 13/593558 [patent_app_country] => US [patent_app_date] => 2012-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5833 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8524118 [patent_doc_number] => 20120323526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-20 [patent_title] => 'POLISHING ESTIMATION/EVALUATION DEVICE, OVERPOLISHING CONDITION CALCULATION DEVICE, AND COMPUTER-READABLE NON-TRANSITORY MEDIUM THEREOF' [patent_app_type] => utility [patent_app_number] => 13/593558 [patent_app_country] => US [patent_app_date] => 2012-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5833 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8524118 [patent_doc_number] => 20120323526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-20 [patent_title] => 'POLISHING ESTIMATION/EVALUATION DEVICE, OVERPOLISHING CONDITION CALCULATION DEVICE, AND COMPUTER-READABLE NON-TRANSITORY MEDIUM THEREOF' [patent_app_type] => utility [patent_app_number] => 13/593558 [patent_app_country] => US [patent_app_date] => 2012-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5833 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8524118 [patent_doc_number] => 20120323526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-20 [patent_title] => 'POLISHING ESTIMATION/EVALUATION DEVICE, OVERPOLISHING CONDITION CALCULATION DEVICE, AND COMPUTER-READABLE NON-TRANSITORY MEDIUM THEREOF' [patent_app_type] => utility [patent_app_number] => 13/593558 [patent_app_country] => US [patent_app_date] => 2012-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5833 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8672594 [patent_doc_number] => 20130047132 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-02-21 [patent_title] => 'METHOD OF DESIGNING NONVOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 13/570498 [patent_app_country] => US [patent_app_date] => 2012-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 13859 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13570498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9291882 [patent_doc_number] => 20140035516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-02-06 [patent_title] => 'TELEVISION LOW POWER MODE AND ACCESSORY CHARGING' [patent_app_type] => utility [patent_app_number] => 13/562473 [patent_app_country] => US [patent_app_date] => 2012-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6511 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13562473 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10112605 [patent_doc_number] => 09148027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-09-29 [patent_title] => 'Method and system for charging of electric vehicles' [patent_app_type] => utility [patent_app_number] => 13/561393 [patent_app_country] => US [patent_app_date] => 2012-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 9404 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10103328 [patent_doc_number] => 09139101 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-09-22 [patent_title] => 'Electric/hybrid vehicle charging stands and assembly methods therefor' [patent_app_type] => utility [patent_app_number] => 13/561694 [patent_app_country] => US [patent_app_date] => 2012-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 1146 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8863722 [patent_doc_number] => 20130147425 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-06-13 [patent_title] => 'WIRELESS CHARGING SYSTEM AND PORTABLE ELECTRONIC DEVICE' [patent_app_type] => utility [patent_app_number] => 13/562300 [patent_app_country] => US [patent_app_date] => 2012-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1668 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13562300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9105084 [patent_doc_number] => 20130278215 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-10-24 [patent_title] => 'Case For Portable Electronic Device With Integral Detachable Power Converter For Battery Charging' [patent_app_type] => utility [patent_app_number] => 13/561996 [patent_app_country] => US [patent_app_date] => 2012-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4590 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9089549 [patent_doc_number] => 08560997 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-10-15 [patent_title] => 'Conditional cell placement' [patent_app_type] => utility [patent_app_number] => 13/557578 [patent_app_country] => US [patent_app_date] => 2012-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8319 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13557578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8998277 [patent_doc_number] => 08522183 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-08-27 [patent_title] => 'Static timing analysis adjustments for aging effects' [patent_app_type] => utility [patent_app_number] => 13/539394 [patent_app_country] => US [patent_app_date] => 2012-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6178 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8805051 [patent_doc_number] => 08443335 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-14 [patent_title] => 'Apparatus and method for circuit design' [patent_app_type] => utility [patent_app_number] => 13/481814 [patent_app_country] => US [patent_app_date] => 2012-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9742 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13481814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8831881 [patent_doc_number] => 20130132926 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-23 [patent_title] => 'COMPUTER AIDED DESIGN SYSTEM AND METHOD' [patent_app_type] => utility [patent_app_number] => 13/471783 [patent_app_country] => US [patent_app_date] => 2012-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3536 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13471783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9150671 [patent_doc_number] => 20130305194 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-11-14 [patent_title] => 'Validation of Integrated Circuit Designs Built With Encrypted Silicon IP Blocks' [patent_app_type] => utility [patent_app_number] => 13/470653 [patent_app_country] => US [patent_app_date] => 2012-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11820 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13470653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8985283 [patent_doc_number] => 08516413 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-08-20 [patent_title] => 'Compilation and simulation of a circuit design' [patent_app_type] => utility [patent_app_number] => 13/468933 [patent_app_country] => US [patent_app_date] => 2012-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6187 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13468933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8474947 [patent_doc_number] => 20120274354 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-01 [patent_title] => 'LOGIC CIRCUIT DESIGN METHOD, LOGIC DESIGN PROGRAM, AND SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 13/455733 [patent_app_country] => US [patent_app_date] => 2012-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 11882 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13455733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10112202 [patent_doc_number] => 09147620 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-09-29 [patent_title] => 'Edge triggered calibration' [patent_app_type] => utility [patent_app_number] => 13/450123 [patent_app_country] => US [patent_app_date] => 2012-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 14142 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13450123 [rel_patent_id] =>[rel_patent_doc_number] =>)