John D Freeman

Array ( [id] => 4235743 [patent_doc_number] => 06165884 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Method of forming gate electrode in semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/457162 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1550 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/165/06165884.pdf [firstpage_image] =>[orig_patent_app_number] => 457162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4378331 [patent_doc_number] => 06303487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method for forming an air gap in an insulating film between adjacent interconnection conductors in a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/454122 [patent_app_country] => US [patent_app_date] => 1999-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4946 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/303/06303487.pdf [firstpage_image] =>[orig_patent_app_number] => 454122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433327 [patent_doc_number] => 06340617 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Manufacture of semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/450507 [patent_app_country] => US [patent_app_date] => 1999-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 22 [patent_no_of_words] => 4576 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340617.pdf [firstpage_image] =>[orig_patent_app_number] => 09450507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271482 [patent_doc_number] => 06323114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Stacked/composite gate dielectric which incorporates nitrogen at an interface' [patent_app_type] => 1 [patent_app_number] => 9/447407 [patent_app_country] => US [patent_app_date] => 1999-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2116 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323114.pdf [firstpage_image] =>[orig_patent_app_number] => 447407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1581234 [patent_doc_number] => 06423636 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Process sequence for improved seed layer productivity and achieving 3mm edge exclusion for a copper metalization process on semiconductor wafer' [patent_app_type] => B1 [patent_app_number] => 09/443832 [patent_app_country] => US [patent_app_date] => 1999-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 8091 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423636.pdf [firstpage_image] =>[orig_patent_app_number] => 09443832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4348656 [patent_doc_number] => 06214731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Copper metalization with improved electromigration resistance' [patent_app_type] => 1 [patent_app_number] => 9/442771 [patent_app_country] => US [patent_app_date] => 1999-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3115 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/214/06214731.pdf [firstpage_image] =>[orig_patent_app_number] => 442771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1449969 [patent_doc_number] => 06455381 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Method of manufacturing a semiconductor device having a trench isolation structure' [patent_app_type] => B1 [patent_app_number] => 09/440700 [patent_app_country] => US [patent_app_date] => 1999-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 31 [patent_no_of_words] => 5343 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/455/06455381.pdf [firstpage_image] =>[orig_patent_app_number] => 09440700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155693 [patent_doc_number] => 06114243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Method to avoid copper contamination on the sidewall of a via or a dual damascene structure' [patent_app_type] => 1 [patent_app_number] => 9/439361 [patent_app_country] => US [patent_app_date] => 1999-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 2789 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114243.pdf [firstpage_image] =>[orig_patent_app_number] => 439361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4361067 [patent_doc_number] => 06218735 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Process to improve adhesion of cap layers in intergrated circuits' [patent_app_type] => 1 [patent_app_number] => 9/439021 [patent_app_country] => US [patent_app_date] => 1999-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2824 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218735.pdf [firstpage_image] =>[orig_patent_app_number] => 439021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1514545 [patent_doc_number] => 06420258 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Selective growth of copper for advanced metallization' [patent_app_type] => B1 [patent_app_number] => 09/434564 [patent_app_country] => US [patent_app_date] => 1999-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3382 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420258.pdf [firstpage_image] =>[orig_patent_app_number] => 09434564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270289 [patent_doc_number] => 06245656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Method for producing multi-level contacts' [patent_app_type] => 1 [patent_app_number] => 9/435512 [patent_app_country] => US [patent_app_date] => 1999-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2342 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/245/06245656.pdf [firstpage_image] =>[orig_patent_app_number] => 435512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433345 [patent_doc_number] => 06340635 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Resist pattern, process for the formation of the same, and process for the formation of wiring pattern' [patent_app_type] => B1 [patent_app_number] => 09/433891 [patent_app_country] => US [patent_app_date] => 1999-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 36 [patent_no_of_words] => 4295 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340635.pdf [firstpage_image] =>[orig_patent_app_number] => 09433891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380698 [patent_doc_number] => 06261876 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Planar mixed SOI-bulk substrate for microelectronic applications' [patent_app_type] => 1 [patent_app_number] => 9/434191 [patent_app_country] => US [patent_app_date] => 1999-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3347 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/261/06261876.pdf [firstpage_image] =>[orig_patent_app_number] => 434191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495027 [patent_doc_number] => 06403464 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Method to reduce the moisture content in an organic low dielectric constant material' [patent_app_type] => B1 [patent_app_number] => 09/433053 [patent_app_country] => US [patent_app_date] => 1999-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1647 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403464.pdf [firstpage_image] =>[orig_patent_app_number] => 09433053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408500 [patent_doc_number] => 06309961 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Method of forming damascene wiring in a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/433291 [patent_app_country] => US [patent_app_date] => 1999-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 4830 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/309/06309961.pdf [firstpage_image] =>[orig_patent_app_number] => 433291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1458864 [patent_doc_number] => 06426285 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-30 [patent_title] => 'Method to solve intermetallic dielectric cracks in integrated circuit devices' [patent_app_type] => B1 [patent_app_number] => 09/433054 [patent_app_country] => US [patent_app_date] => 1999-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1999 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426285.pdf [firstpage_image] =>[orig_patent_app_number] => 09433054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1059536 [patent_doc_number] => 06852626 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-08 [patent_title] => 'Film deposition method and apparatus' [patent_app_type] => utility [patent_app_number] => 09/830611 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 6856 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/852/06852626.pdf [firstpage_image] =>[orig_patent_app_number] => 09830611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4407622 [patent_doc_number] => 06239020 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Method for forming interlayer dielectric layer' [patent_app_type] => 1 [patent_app_number] => 9/429190 [patent_app_country] => US [patent_app_date] => 1999-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1969 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239020.pdf [firstpage_image] =>[orig_patent_app_number] => 429190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4344608 [patent_doc_number] => 06284640 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Manufacturing method for semiconductor device, mounting method of semiconductor device, semiconductor device, and inspecting method of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/427807 [patent_app_country] => US [patent_app_date] => 1999-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7894 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284640.pdf [firstpage_image] =>[orig_patent_app_number] => 427807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4357414 [patent_doc_number] => 06174798 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Process for forming metal interconnect stack for integrated circuit structure' [patent_app_type] => 1 [patent_app_number] => 9/427572 [patent_app_country] => US [patent_app_date] => 1999-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3799 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/174/06174798.pdf [firstpage_image] =>[orig_patent_app_number] => 427572 [rel_patent_id] =>[rel_patent_doc_number] =>)