
John D. Lee
Examiner (ID: 8179)
| Most Active Art Unit | 2501 |
| Art Unit(s) | 2504, 2501, 2874, 3621, 2606, 2507 |
| Total Applications | 2783 |
| Issued Applications | 2467 |
| Pending Applications | 118 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20416904
[patent_doc_number] => 12500199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/766237
[patent_app_country] => US
[patent_app_date] => 2024-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18766237
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/766237 | Semiconductor device and manufacturing method thereof | Jul 7, 2024 | Issued |
Array
(
[id] => 20259085
[patent_doc_number] => 12431450
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Device including semiconductor chips and method for producing such device
[patent_app_type] => utility
[patent_app_number] => 18/761675
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 3338
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761675
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761675 | Device including semiconductor chips and method for producing such device | Jul 1, 2024 | Issued |
Array
(
[id] => 19531962
[patent_doc_number] => 20240355864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => BOND PAD STRUCTURE FOR BONDING IMPROVEMENT
[patent_app_type] => utility
[patent_app_number] => 18/761377
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761377
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761377 | Bond pad structure for bonding improvement | Jul 1, 2024 | Issued |
Array
(
[id] => 19531985
[patent_doc_number] => 20240355887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/757558
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757558
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757558 | Manufacturing method of semiconductor device | Jun 27, 2024 | Issued |
Array
(
[id] => 19531916
[patent_doc_number] => 20240355818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => METHOD (AND RELATED APPARATUS) FOR FORMING A SEMICONDUCTOR DEVICE WITH REDUCED SPACING BETWEEN NANOSTRUCTURE FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/758128
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25657
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18758128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/758128 | Method (and related apparatus) for forming a semiconductor device with reduced spacing between nanostructure field-effect transistors | Jun 27, 2024 | Issued |
Array
(
[id] => 19517851
[patent_doc_number] => 20240349537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => ARRAY SUBSTRATE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/756149
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18756149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/756149 | Array substrate structure | Jun 26, 2024 | Issued |
Array
(
[id] => 20204180
[patent_doc_number] => 12406965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Package
[patent_app_type] => utility
[patent_app_number] => 18/751359
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 5426
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18751359
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/751359 | Package | Jun 23, 2024 | Issued |
Array
(
[id] => 19926426
[patent_doc_number] => 12300722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Selective liner on backside via and method thereof
[patent_app_type] => utility
[patent_app_number] => 18/750589
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 59
[patent_no_of_words] => 4394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18750589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/750589 | Selective liner on backside via and method thereof | Jun 20, 2024 | Issued |
Array
(
[id] => 20260679
[patent_doc_number] => 12433050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Semiconductor package with protective mold
[patent_app_type] => utility
[patent_app_number] => 18/748228
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 1102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748228
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748228 | Semiconductor package with protective mold | Jun 19, 2024 | Issued |
Array
(
[id] => 20205643
[patent_doc_number] => 12408440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Method of making amphi-FET structure and method of designing
[patent_app_type] => utility
[patent_app_number] => 18/734212
[patent_app_country] => US
[patent_app_date] => 2024-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 22
[patent_no_of_words] => 10314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18734212
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/734212 | Method of making amphi-FET structure and method of designing | Jun 4, 2024 | Issued |
Array
(
[id] => 20307215
[patent_doc_number] => 12453226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Light emitting diode, light emitting diode module, and display device including the same
[patent_app_type] => utility
[patent_app_number] => 18/679303
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 47
[patent_no_of_words] => 9857
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679303
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679303 | Light emitting diode, light emitting diode module, and display device including the same | May 29, 2024 | Issued |
Array
(
[id] => 20260610
[patent_doc_number] => 12432981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Transistor, method of manufacturing transistor, and display device using the same
[patent_app_type] => utility
[patent_app_number] => 18/678553
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 52
[patent_no_of_words] => 22596
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18678553
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/678553 | Transistor, method of manufacturing transistor, and display device using the same | May 29, 2024 | Issued |
Array
(
[id] => 19452982
[patent_doc_number] => 20240313112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => TRANSISTOR DEVICE HAVING A SOURCE REGION SEGMENTS AND BODY REGION SEGMENTS
[patent_app_type] => utility
[patent_app_number] => 18/674507
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18674507
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/674507 | Method for forming transistor devices having source region segments and body region segments | May 23, 2024 | Issued |
Array
(
[id] => 19452985
[patent_doc_number] => 20240313115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR DEVICE WITH METAL CAP ON GATE
[patent_app_type] => utility
[patent_app_number] => 18/670557
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670557
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670557 | Semiconductor device with metal cap on gate | May 20, 2024 | Issued |
Array
(
[id] => 19906617
[patent_doc_number] => 12283636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Devices including channel materials and passivation materials
[patent_app_type] => utility
[patent_app_number] => 18/669237
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669237
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669237 | Devices including channel materials and passivation materials | May 19, 2024 | Issued |
Array
(
[id] => 19421084
[patent_doc_number] => 20240297208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => LIGHT EMITTING DEVICE FOR DISPLAY AND UNIT PIXEL HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/661054
[patent_app_country] => US
[patent_app_date] => 2024-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18661054
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/661054 | Light emitting device for display and unit pixel having the same | May 9, 2024 | Issued |
Array
(
[id] => 19928382
[patent_doc_number] => 12302694
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Organic electroluminescent devices
[patent_app_type] => utility
[patent_app_number] => 18/640328
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 3456
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18640328
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/640328 | Organic electroluminescent devices | Apr 18, 2024 | Issued |
Array
(
[id] => 19364247
[patent_doc_number] => 20240266281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR APPARATUS AND EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 18/638933
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18638933
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/638933 | Semiconductor apparatus and equipment | Apr 17, 2024 | Issued |
Array
(
[id] => 19345425
[patent_doc_number] => 20240254388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => QUANTUM DOTS AND DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/630264
[patent_app_country] => US
[patent_app_date] => 2024-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10621
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18630264
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/630264 | Quantum dots and devices including the same | Apr 8, 2024 | Issued |
Array
(
[id] => 19384729
[patent_doc_number] => 20240274599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => APPARATUS AND CIRCUITS INCLUDING TRANSISTORS WITH DIFFERENT THRESHOLD VOLTAGES AND METHODS OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/629823
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629823
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629823 | Apparatus and circuits including transistors with different threshold voltages and methods of fabricating the same | Apr 7, 2024 | Issued |