John E. Uselding

Array ( [id] => 4817491 [patent_doc_number] => 20080224750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-18 [patent_title] => 'Digital delay architecture' [patent_app_type] => utility [patent_app_number] => 11/717427 [patent_app_country] => US [patent_app_date] => 2007-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4888 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20080224750.pdf [firstpage_image] =>[orig_patent_app_number] => 11717427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5163707 [patent_doc_number] => 20070285291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-13 [patent_title] => 'Binarization circuit' [patent_app_type] => utility [patent_app_number] => 11/717169 [patent_app_country] => US [patent_app_date] => 2007-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8891 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20070285291.pdf [firstpage_image] =>[orig_patent_app_number] => 11717169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5084087 [patent_doc_number] => 20070274138 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'REFERENCE VOLTAGE GENERATING CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/684183 [patent_app_country] => US [patent_app_date] => 2007-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3957 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20070274138.pdf [firstpage_image] =>[orig_patent_app_number] => 11684183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4930867 [patent_doc_number] => 20080001642 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'DELAY-LOCKED LOOP APPARATUS ADJUSTING INTERNAL CLOCK SIGNAL IN SYNCHRONIZATION WITH EXTERNAL CLOCK SIGNAL' [patent_app_type] => utility [patent_app_number] => 11/683528 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3667 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20080001642.pdf [firstpage_image] =>[orig_patent_app_number] => 11683528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4843728 [patent_doc_number] => 20080180136 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Pre-charge sample-and-hold circuit' [patent_app_type] => utility [patent_app_number] => 11/715476 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1803 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180136.pdf [firstpage_image] =>[orig_patent_app_number] => 11715476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 319257 [patent_doc_number] => 07521970 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'High voltage tolerant input buffer' [patent_app_type] => utility [patent_app_number] => 11/683855 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3817 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/521/07521970.pdf [firstpage_image] =>[orig_patent_app_number] => 11683855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8306556 [patent_doc_number] => 08228096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Circuit and method for current-mode output driver with pre-emphasis' [patent_app_type] => utility [patent_app_number] => 11/712914 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5844 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11712914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 300380 [patent_doc_number] => 07538584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Sense amplifier' [patent_app_type] => utility [patent_app_number] => 11/712465 [patent_app_country] => US [patent_app_date] => 2007-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4369 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/538/07538584.pdf [firstpage_image] =>[orig_patent_app_number] => 11712465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9609186 [patent_doc_number] => 08786360 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-22 [patent_title] => 'Circuit and method for fast switching of a current mirror with large MOSFET size' [patent_app_type] => utility [patent_app_number] => 11/679364 [patent_app_country] => US [patent_app_date] => 2007-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4790 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11679364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4584588 [patent_doc_number] => 07834672 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-16 [patent_title] => 'Low power charge pump' [patent_app_type] => utility [patent_app_number] => 11/673569 [patent_app_country] => US [patent_app_date] => 2007-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4151 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/834/07834672.pdf [firstpage_image] =>[orig_patent_app_number] => 11673569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4843727 [patent_doc_number] => 20080180135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Hysteresis circuit applied to comparator and amplifier circuit thereof' [patent_app_type] => utility [patent_app_number] => 11/698889 [patent_app_country] => US [patent_app_date] => 2007-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2681 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180135.pdf [firstpage_image] =>[orig_patent_app_number] => 11698889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5567820 [patent_doc_number] => 20090251198 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => 'Circuit Arrangement and Method for Driving an Electronic Component With an Output Signal From a Microprocessor' [patent_app_type] => utility [patent_app_number] => 12/085283 [patent_app_country] => US [patent_app_date] => 2006-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2184 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20090251198.pdf [firstpage_image] =>[orig_patent_app_number] => 12085283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5157421 [patent_doc_number] => 20070170465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'Level shifter for flat panel display device' [patent_app_type] => utility [patent_app_number] => 11/601372 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9583 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20070170465.pdf [firstpage_image] =>[orig_patent_app_number] => 11601372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4986403 [patent_doc_number] => 20070152741 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'CMOS BANDGAP REFERENCE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/539361 [patent_app_country] => US [patent_app_date] => 2006-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2512 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20070152741.pdf [firstpage_image] =>[orig_patent_app_number] => 11539361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4691468 [patent_doc_number] => 20080084238 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-10 [patent_title] => 'Latch-type level shift circuit' [patent_app_type] => utility [patent_app_number] => 11/543821 [patent_app_country] => US [patent_app_date] => 2006-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3753 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20080084238.pdf [firstpage_image] =>[orig_patent_app_number] => 11543821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 123190 [patent_doc_number] => 07710188 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-04 [patent_title] => 'Low-noise, temperature-insensitive, voltage or current input, analog front end architecture' [patent_app_type] => utility [patent_app_number] => 11/523372 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 5673 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/710/07710188.pdf [firstpage_image] =>[orig_patent_app_number] => 11523372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4919751 [patent_doc_number] => 20080068064 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Input buffer circuit' [patent_app_type] => utility [patent_app_number] => 11/523362 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2216 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20080068064.pdf [firstpage_image] =>[orig_patent_app_number] => 11523362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9154437 [patent_doc_number] => 08587346 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-19 [patent_title] => 'Driving circuit and electronic device using the same' [patent_app_type] => utility [patent_app_number] => 11/523113 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5589 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 462 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11523113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4919748 [patent_doc_number] => 20080068061 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'PERFORMANCE VARIATION COMPENSATING CIRCUIT AND METHOD' [patent_app_type] => utility [patent_app_number] => 11/532295 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4387 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20080068061.pdf [firstpage_image] =>[orig_patent_app_number] => 11532295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 174372 [patent_doc_number] => 07659752 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-09 [patent_title] => 'Noise filter circuit' [patent_app_type] => utility [patent_app_number] => 11/521674 [patent_app_country] => US [patent_app_date] => 2006-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1983 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/659/07659752.pdf [firstpage_image] =>[orig_patent_app_number] => 11521674 [rel_patent_id] =>[rel_patent_doc_number] =>)