
John E. Uselding
Examiner (ID: 6863, Phone: (571)270-5463 , Office: P/1763 )
| Most Active Art Unit | 1763 |
| Art Unit(s) | 4171, 1796, 1763 |
| Total Applications | 1454 |
| Issued Applications | 729 |
| Pending Applications | 129 |
| Abandoned Applications | 616 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5078510
[patent_doc_number] => 20070121734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'Method for reducing delay difference of differential transmission and system thereof'
[patent_app_type] => utility
[patent_app_number] => 11/519283
[patent_app_country] => US
[patent_app_date] => 2006-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3466
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20070121734.pdf
[firstpage_image] =>[orig_patent_app_number] => 11519283
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/519283 | Method for reducing delay difference of differential transmission and system thereof | Sep 11, 2006 | Issued |
Array
(
[id] => 4981035
[patent_doc_number] => 20070085592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-19
[patent_title] => 'High-frequency switch circuit, semiconductor device and communication terminal apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/518167
[patent_app_country] => US
[patent_app_date] => 2006-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8344
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20070085592.pdf
[firstpage_image] =>[orig_patent_app_number] => 11518167
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/518167 | High-frequency switch circuit, semiconductor device and communication terminal apparatus | Sep 10, 2006 | Abandoned |
Array
(
[id] => 4702316
[patent_doc_number] => 20080061838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'Differential-type high-speed phase detector'
[patent_app_type] => utility
[patent_app_number] => 11/518452
[patent_app_country] => US
[patent_app_date] => 2006-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5330
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20080061838.pdf
[firstpage_image] =>[orig_patent_app_number] => 11518452
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/518452 | Differential-type high-speed phase detector | Sep 10, 2006 | Abandoned |
Array
(
[id] => 4702321
[patent_doc_number] => 20080061843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'Detecting voltage glitches'
[patent_app_type] => utility
[patent_app_number] => 11/519382
[patent_app_country] => US
[patent_app_date] => 2006-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6546
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20080061843.pdf
[firstpage_image] =>[orig_patent_app_number] => 11519382
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/519382 | Detecting voltage glitches | Sep 10, 2006 | Abandoned |
Array
(
[id] => 4702320
[patent_doc_number] => 20080061842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'Circuit and method for detecting timed amplitude reduction of a signal relative to a threshold voltage'
[patent_app_type] => utility
[patent_app_number] => 11/518140
[patent_app_country] => US
[patent_app_date] => 2006-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4044
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20080061842.pdf
[firstpage_image] =>[orig_patent_app_number] => 11518140
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/518140 | Circuit and method for detecting timed amplitude reduction of a signal relative to a threshold voltage | Sep 6, 2006 | Abandoned |
Array
(
[id] => 5181124
[patent_doc_number] => 20070052466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-08
[patent_title] => 'Flip-flop with improved operating speed'
[patent_app_type] => utility
[patent_app_number] => 11/513156
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2953
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20070052466.pdf
[firstpage_image] =>[orig_patent_app_number] => 11513156
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/513156 | Flip-flop with improved operating speed | Aug 30, 2006 | Abandoned |
Array
(
[id] => 901268
[patent_doc_number] => 07339404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-04
[patent_title] => 'Deglitch circuit'
[patent_app_type] => utility
[patent_app_number] => 11/508617
[patent_app_country] => US
[patent_app_date] => 2006-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 8450
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/339/07339404.pdf
[firstpage_image] =>[orig_patent_app_number] => 11508617
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/508617 | Deglitch circuit | Aug 22, 2006 | Issued |
Array
(
[id] => 4997953
[patent_doc_number] => 20070040587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-22
[patent_title] => 'Hysteresis comparator for input voltages and corresponding electronic circuit'
[patent_app_type] => utility
[patent_app_number] => 11/507957
[patent_app_country] => US
[patent_app_date] => 2006-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4386
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20070040587.pdf
[firstpage_image] =>[orig_patent_app_number] => 11507957
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/507957 | Hysteresis comparator for input voltages and corresponding electronic circuit | Aug 21, 2006 | Abandoned |
Array
(
[id] => 5147279
[patent_doc_number] => 20070047333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Generation of back-bias voltage with high temperature sensitivity'
[patent_app_type] => utility
[patent_app_number] => 11/506035
[patent_app_country] => US
[patent_app_date] => 2006-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20070047333.pdf
[firstpage_image] =>[orig_patent_app_number] => 11506035
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/506035 | Generation of back-bias voltage with high temperature sensitivity | Aug 16, 2006 | Issued |
Array
(
[id] => 5089479
[patent_doc_number] => 20070229118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Phase Comparator'
[patent_app_type] => utility
[patent_app_number] => 11/504694
[patent_app_country] => US
[patent_app_date] => 2006-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4825
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20070229118.pdf
[firstpage_image] =>[orig_patent_app_number] => 11504694
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/504694 | Phase Comparator | Aug 15, 2006 | Abandoned |
Array
(
[id] => 844214
[patent_doc_number] => 07388412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-17
[patent_title] => 'Clock multipliers using filter bias of a phase-locked loop and methods of multiplying a clock'
[patent_app_type] => utility
[patent_app_number] => 11/503803
[patent_app_country] => US
[patent_app_date] => 2006-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5430
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/388/07388412.pdf
[firstpage_image] =>[orig_patent_app_number] => 11503803
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/503803 | Clock multipliers using filter bias of a phase-locked loop and methods of multiplying a clock | Aug 13, 2006 | Issued |
Array
(
[id] => 4649269
[patent_doc_number] => 20080036524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'Apparatus and method for compensating change in a temperature associated with a host device'
[patent_app_type] => utility
[patent_app_number] => 11/502822
[patent_app_country] => US
[patent_app_date] => 2006-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8079
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20080036524.pdf
[firstpage_image] =>[orig_patent_app_number] => 11502822
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/502822 | Apparatus and method for compensating change in a temperature associated with a host device | Aug 9, 2006 | Issued |
Array
(
[id] => 256910
[patent_doc_number] => 07576588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Quick turn on apparatus and method for a NMOSFET switch'
[patent_app_type] => utility
[patent_app_number] => 11/498240
[patent_app_country] => US
[patent_app_date] => 2006-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3881
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/576/07576588.pdf
[firstpage_image] =>[orig_patent_app_number] => 11498240
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/498240 | Quick turn on apparatus and method for a NMOSFET switch | Aug 2, 2006 | Issued |
Array
(
[id] => 5055395
[patent_doc_number] => 20070058316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-15
[patent_title] => 'Semiconductor device having fuse circuits'
[patent_app_type] => utility
[patent_app_number] => 11/495296
[patent_app_country] => US
[patent_app_date] => 2006-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5095
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20070058316.pdf
[firstpage_image] =>[orig_patent_app_number] => 11495296
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/495296 | Semiconductor device having fuse circuits | Jul 27, 2006 | Abandoned |
Array
(
[id] => 5020086
[patent_doc_number] => 20070146052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Charge pump'
[patent_app_type] => utility
[patent_app_number] => 11/489476
[patent_app_country] => US
[patent_app_date] => 2006-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5080
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20070146052.pdf
[firstpage_image] =>[orig_patent_app_number] => 11489476
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/489476 | Charge pump | Jul 19, 2006 | Abandoned |
Array
(
[id] => 5202867
[patent_doc_number] => 20070024346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'Charge pump circuit and semiconductor integrated circuit incorporating the same'
[patent_app_type] => utility
[patent_app_number] => 11/488480
[patent_app_country] => US
[patent_app_date] => 2006-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4575
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20070024346.pdf
[firstpage_image] =>[orig_patent_app_number] => 11488480
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/488480 | Charge pump circuit and semiconductor integrated circuit incorporating the same | Jul 17, 2006 | Abandoned |
Array
(
[id] => 5202868
[patent_doc_number] => 20070024347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 11/488503
[patent_app_country] => US
[patent_app_date] => 2006-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5695
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20070024347.pdf
[firstpage_image] =>[orig_patent_app_number] => 11488503
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/488503 | Semiconductor integrated circuit | Jul 17, 2006 | Abandoned |
Array
(
[id] => 5073457
[patent_doc_number] => 20070013432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-18
[patent_title] => 'Semiconductor device and method of controlling the same'
[patent_app_type] => utility
[patent_app_number] => 11/486114
[patent_app_country] => US
[patent_app_date] => 2006-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7499
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20070013432.pdf
[firstpage_image] =>[orig_patent_app_number] => 11486114
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/486114 | Semiconductor device and method of controlling the same | Jul 13, 2006 | Abandoned |
Array
(
[id] => 4801040
[patent_doc_number] => 20080012627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'System and method for low voltage booster circuits'
[patent_app_type] => utility
[patent_app_number] => 11/486303
[patent_app_country] => US
[patent_app_date] => 2006-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2523
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20080012627.pdf
[firstpage_image] =>[orig_patent_app_number] => 11486303
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/486303 | System and method for low voltage booster circuits | Jul 12, 2006 | Abandoned |
Array
(
[id] => 5049508
[patent_doc_number] => 20070030052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => 'Boosted voltage generator with controlled pumping ratios'
[patent_app_type] => utility
[patent_app_number] => 11/481725
[patent_app_country] => US
[patent_app_date] => 2006-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4297
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20070030052.pdf
[firstpage_image] =>[orig_patent_app_number] => 11481725
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/481725 | Boosted voltage generator with controlled pumping ratios | Jul 5, 2006 | Abandoned |