John E. Uselding

Array ( [id] => 5832672 [patent_doc_number] => 20060244502 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Sense amplifier-based flip-flop circuit' [patent_app_type] => utility [patent_app_number] => 11/364003 [patent_app_country] => US [patent_app_date] => 2006-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7570 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20060244502.pdf [firstpage_image] =>[orig_patent_app_number] => 11364003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5751019 [patent_doc_number] => 20060220168 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Shielding high voltage integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/364120 [patent_app_country] => US [patent_app_date] => 2006-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2661 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20060220168.pdf [firstpage_image] =>[orig_patent_app_number] => 11364120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 830632 [patent_doc_number] => 07400188 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-15 [patent_title] => 'Voltage providing circuit' [patent_app_type] => utility [patent_app_number] => 11/365640 [patent_app_country] => US [patent_app_date] => 2006-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1795 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/400/07400188.pdf [firstpage_image] =>[orig_patent_app_number] => 11365640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 225451 [patent_doc_number] => 07605637 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Voltage multiplier and relative operating method' [patent_app_type] => utility [patent_app_number] => 11/364859 [patent_app_country] => US [patent_app_date] => 2006-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3784 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/605/07605637.pdf [firstpage_image] =>[orig_patent_app_number] => 11364859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5175608 [patent_doc_number] => 20070176666 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'Level translator for adapting a signal to a voltage level' [patent_app_type] => utility [patent_app_number] => 11/341383 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4309 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20070176666.pdf [firstpage_image] =>[orig_patent_app_number] => 11341383 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5670731 [patent_doc_number] => 20060176085 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Comparator circuit with reduced switching noise' [patent_app_type] => utility [patent_app_number] => 11/340555 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2579 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20060176085.pdf [firstpage_image] =>[orig_patent_app_number] => 11340555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 827380 [patent_doc_number] => 07403051 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-07-22 [patent_title] => 'Determining voltage level validity for a power-on reset condition' [patent_app_type] => utility [patent_app_number] => 11/340389 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5356 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/403/07403051.pdf [firstpage_image] =>[orig_patent_app_number] => 11340389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5617403 [patent_doc_number] => 20060186935 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Circuit and method for generating boost element drive signals for semiconductor memory devices with mode register set signals' [patent_app_type] => utility [patent_app_number] => 11/338287 [patent_app_country] => US [patent_app_date] => 2006-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2196 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20060186935.pdf [firstpage_image] =>[orig_patent_app_number] => 11338287 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5629269 [patent_doc_number] => 20060145737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Current-reuse-type frequency multiplier' [patent_app_type] => utility [patent_app_number] => 11/300281 [patent_app_country] => US [patent_app_date] => 2005-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8800 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20060145737.pdf [firstpage_image] =>[orig_patent_app_number] => 11300281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5235013 [patent_doc_number] => 20070127169 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-07 [patent_title] => 'Integrated circuit with configurable bypass capacitance' [patent_app_type] => utility [patent_app_number] => 11/299052 [patent_app_country] => US [patent_app_date] => 2005-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3031 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20070127169.pdf [firstpage_image] =>[orig_patent_app_number] => 11299052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5709112 [patent_doc_number] => 20060050456 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-09 [patent_title] => 'Semiconductor integrated circuit and video signal amplification method' [patent_app_type] => utility [patent_app_number] => 11/220062 [patent_app_country] => US [patent_app_date] => 2005-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3804 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20060050456.pdf [firstpage_image] =>[orig_patent_app_number] => 11220062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5709110 [patent_doc_number] => 20060050454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-09 [patent_title] => 'Chip-on-chip type semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/218584 [patent_app_country] => US [patent_app_date] => 2005-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6396 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20060050454.pdf [firstpage_image] =>[orig_patent_app_number] => 11218584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5181131 [patent_doc_number] => 20070052473 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'Perfectly curvature corrected bandgap reference' [patent_app_type] => utility [patent_app_number] => 11/219071 [patent_app_country] => US [patent_app_date] => 2005-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4037 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20070052473.pdf [firstpage_image] =>[orig_patent_app_number] => 11219071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8458833 [patent_doc_number] => 08294505 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-23 [patent_title] => 'Stackable programmable passive device and a testing method' [patent_app_type] => utility [patent_app_number] => 11/161932 [patent_app_country] => US [patent_app_date] => 2005-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3107 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 348 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11161932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5899073 [patent_doc_number] => 20060044051 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Bootstrap diode emulator with dynamic back-gate biasing and short-circuit protection' [patent_app_type] => utility [patent_app_number] => 11/207465 [patent_app_country] => US [patent_app_date] => 2005-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3963 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20060044051.pdf [firstpage_image] =>[orig_patent_app_number] => 11207465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4998850 [patent_doc_number] => 20070041484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-22 [patent_title] => 'Method and system for a digital frequency divider' [patent_app_type] => utility [patent_app_number] => 11/207207 [patent_app_country] => US [patent_app_date] => 2005-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9197 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20070041484.pdf [firstpage_image] =>[orig_patent_app_number] => 11207207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4998853 [patent_doc_number] => 20070041487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-22 [patent_title] => 'Method and system for a digital frequency divider' [patent_app_type] => utility [patent_app_number] => 11/207208 [patent_app_country] => US [patent_app_date] => 2005-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13071 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20070041487.pdf [firstpage_image] =>[orig_patent_app_number] => 11207208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5181117 [patent_doc_number] => 20070052459 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'Multiphased triangular wave oscillating circuit and switching regulator using it' [patent_app_type] => utility [patent_app_number] => 11/198120 [patent_app_country] => US [patent_app_date] => 2005-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9442 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20070052459.pdf [firstpage_image] =>[orig_patent_app_number] => 11198120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 401842 [patent_doc_number] => 07292079 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'DLL-based programmable clock generator using a threshold-trigger delay element circuit and a circular edge combiner' [patent_app_type] => utility [patent_app_number] => 11/194628 [patent_app_country] => US [patent_app_date] => 2005-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 5842 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/292/07292079.pdf [firstpage_image] =>[orig_patent_app_number] => 11194628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 853795 [patent_doc_number] => 07378892 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-27 [patent_title] => 'Device for setting a clock delay' [patent_app_type] => utility [patent_app_number] => 11/194509 [patent_app_country] => US [patent_app_date] => 2005-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8480 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/378/07378892.pdf [firstpage_image] =>[orig_patent_app_number] => 11194509 [rel_patent_id] =>[rel_patent_doc_number] =>)