
John E. Uselding
Examiner (ID: 6863, Phone: (571)270-5463 , Office: P/1763 )
| Most Active Art Unit | 1763 |
| Art Unit(s) | 4171, 1796, 1763 |
| Total Applications | 1454 |
| Issued Applications | 729 |
| Pending Applications | 129 |
| Abandoned Applications | 616 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16724614
[patent_doc_number] => 20210091761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => MODULAR ANALOG SIGNAL MULTIPLEXERS FOR DIFFERENTIAL SIGNALS
[patent_app_type] => utility
[patent_app_number] => 16/923884
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16923884
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/923884 | Modular analog signal multiplexers for differential signals | Jul 7, 2020 | Issued |
Array
(
[id] => 16558881
[patent_doc_number] => 20210004030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => POWER MANAGEMENT CIRCUIT AND METHOD FOR INTEGRATED CIRCUIT HAVING MULTIPLE POWER DOMAINS
[patent_app_type] => utility
[patent_app_number] => 16/921842
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921842
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921842 | Power management circuit and method for integrated circuit having multiple power domains | Jul 5, 2020 | Issued |
Array
(
[id] => 17340120
[patent_doc_number] => 20220006451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => POWER DEVICE DRIVING DEVICE AND DRIVING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/920205
[patent_app_country] => US
[patent_app_date] => 2020-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16920205
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/920205 | Power device driving device and driving method | Jul 1, 2020 | Issued |
Array
(
[id] => 16558893
[patent_doc_number] => 20210004042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => PHASE SYNCHRONIZED LO GENERATION
[patent_app_type] => utility
[patent_app_number] => 16/918601
[patent_app_country] => US
[patent_app_date] => 2020-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6689
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16918601
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/918601 | Phase synchronized LO generation | Jun 30, 2020 | Issued |
Array
(
[id] => 18156811
[patent_doc_number] => 11569812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => RF switch stack with charge control elements
[patent_app_type] => utility
[patent_app_number] => 16/902032
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 6460
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902032 | RF switch stack with charge control elements | Jun 14, 2020 | Issued |
Array
(
[id] => 18424731
[patent_doc_number] => 20230179196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => DRIVE CONTROL DEVICE FOR POWER SEMICONDUCTOR ELEMENT, AND POWER MODULE
[patent_app_type] => utility
[patent_app_number] => 17/921367
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17921367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/921367 | Drive control device for power semiconductor element, and power module | May 31, 2020 | Issued |
Array
(
[id] => 18423675
[patent_doc_number] => 20230178139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => TIMING CIRCUIT HAVING TUNED TEMPERATURE DEPENDENCY
[patent_app_type] => utility
[patent_app_number] => 17/922199
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7976
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17922199
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/922199 | Timing circuit having tuned temperature dependency | May 28, 2020 | Issued |
Array
(
[id] => 18175646
[patent_doc_number] => 11575372
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => High voltage gate driver current source
[patent_app_type] => utility
[patent_app_number] => 16/877128
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6258
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877128
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877128 | High voltage gate driver current source | May 17, 2020 | Issued |
Array
(
[id] => 16889689
[patent_doc_number] => 20210175886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => Method And Device For Simulation Of Cmos Radio Frequency Switch And Communication Terminal
[patent_app_type] => utility
[patent_app_number] => 16/853488
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4489
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853488
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853488 | Method and device for simulation of CMOS radio frequency switch and communication terminal | Apr 19, 2020 | Issued |
Array
(
[id] => 17628552
[patent_doc_number] => 20220163567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => APPARATUS FOR ANALYSING CURRENTS IN AN ELECTRICAL LOAD, AND LOAD HAVING SUCH AN APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/439220
[patent_app_country] => US
[patent_app_date] => 2020-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439220
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439220 | Apparatus for analysing currents in an electrical load, and load having such an apparatus | Mar 18, 2020 | Issued |
Array
(
[id] => 18767433
[patent_doc_number] => 11817850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor relay
[patent_app_type] => utility
[patent_app_number] => 17/613245
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7897
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613245 | Semiconductor relay | Feb 11, 2020 | Issued |
Array
(
[id] => 18767433
[patent_doc_number] => 11817850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor relay
[patent_app_type] => utility
[patent_app_number] => 17/613245
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7897
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613245 | Semiconductor relay | Feb 11, 2020 | Issued |
Array
(
[id] => 18767433
[patent_doc_number] => 11817850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor relay
[patent_app_type] => utility
[patent_app_number] => 17/613245
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7897
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613245 | Semiconductor relay | Feb 11, 2020 | Issued |
Array
(
[id] => 17567389
[patent_doc_number] => 20220131538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => THRESHOLD DETECTOR OF A POWER ON RESET CIRCUIT WITH IMPROVED ACCURACY FOR SWITCHING LEVELS OVER TEMPERATURE VARIATIONS
[patent_app_type] => utility
[patent_app_number] => 17/429798
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3126
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17429798
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/429798 | Threshold detector of a power on reset circuit with improved accuracy for switching levels over temperature variations | Feb 11, 2020 | Issued |
Array
(
[id] => 18767433
[patent_doc_number] => 11817850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor relay
[patent_app_type] => utility
[patent_app_number] => 17/613245
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7897
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613245 | Semiconductor relay | Feb 11, 2020 | Issued |
Array
(
[id] => 17390241
[patent_doc_number] => 20220038093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => GATE DRIVER
[patent_app_type] => utility
[patent_app_number] => 17/297205
[patent_app_country] => US
[patent_app_date] => 2019-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17297205
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/297205 | GATE DRIVER | Nov 25, 2019 | Abandoned |
Array
(
[id] => 17019035
[patent_doc_number] => 11088688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Configurations of composite devices comprising of a normally-on FET and a normally-off FET
[patent_app_type] => utility
[patent_app_number] => 16/693226
[patent_app_country] => US
[patent_app_date] => 2019-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 10330
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16693226
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/693226 | Configurations of composite devices comprising of a normally-on FET and a normally-off FET | Nov 22, 2019 | Issued |
Array
(
[id] => 16194878
[patent_doc_number] => 20200235727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => SWITCHING ELEMENT DRIVE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/691793
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5313
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691793
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691793 | SWITCHING ELEMENT DRIVE DEVICE | Nov 21, 2019 | Abandoned |
Array
(
[id] => 16739604
[patent_doc_number] => 10965277
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Input circuitry for inter-integrated circuit system
[patent_app_type] => utility
[patent_app_number] => 16/691072
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3098
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691072
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691072 | Input circuitry for inter-integrated circuit system | Nov 20, 2019 | Issued |
Array
(
[id] => 16509902
[patent_doc_number] => 20200389158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => SEMICONDUCTOR DEVICE AND CLOCK SYSTEM INCLUDING PULSE LASER-BASED CLOCK DISTRIBUTION NETWORK
[patent_app_type] => utility
[patent_app_number] => 16/688599
[patent_app_country] => US
[patent_app_date] => 2019-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16688599
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/688599 | SEMICONDUCTOR DEVICE AND CLOCK SYSTEM INCLUDING PULSE LASER-BASED CLOCK DISTRIBUTION NETWORK | Nov 18, 2019 | Abandoned |