| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2395801
[patent_doc_number] => 04764861
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-16
[patent_title] => 'Instruction fpefetching device with prediction of a branch destination for each branch count instruction'
[patent_app_type] => 1
[patent_app_number] => 6/699328
[patent_app_country] => US
[patent_app_date] => 1985-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 22327
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 412
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/764/04764861.pdf
[firstpage_image] =>[orig_patent_app_number] => 699328
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/699328 | Instruction fpefetching device with prediction of a branch destination for each branch count instruction | Feb 6, 1985 | Issued |
| 06/698364 | APPARATUS AND METHOD FOR DATA COPY CONSISTENCY IN A MULTI-CACHE DATA PROCESSING UNIT | Feb 4, 1985 | Abandoned |
| 06/696685 | PROGRAMMABLE CONTROLLER ("PC") WITH CO-PROCESSING ARCHITECTURE | Jan 28, 1985 | Abandoned |
Array
(
[id] => 2392843
[patent_doc_number] => 04709347
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-11-24
[patent_title] => 'Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network'
[patent_app_type] => 1
[patent_app_number] => 6/682645
[patent_app_country] => US
[patent_app_date] => 1984-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 10417
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/709/04709347.pdf
[firstpage_image] =>[orig_patent_app_number] => 682645
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/682645 | Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network | Dec 16, 1984 | Issued |
Array
(
[id] => 2485889
[patent_doc_number] => 04813009
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-14
[patent_title] => 'Method and apparatus for determining internal status of a processor'
[patent_app_type] => 1
[patent_app_number] => 6/667687
[patent_app_country] => US
[patent_app_date] => 1984-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8275
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/813/04813009.pdf
[firstpage_image] =>[orig_patent_app_number] => 667687
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/667687 | Method and apparatus for determining internal status of a processor | Nov 1, 1984 | Issued |
| 06/666486 | METHOD AND APPARATUS FOR CONTINUOUS AFTER-IMAGING | Oct 29, 1984 | Abandoned |
Array
(
[id] => 2341255
[patent_doc_number] => 04712189
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-12-08
[patent_title] => 'Table driven translator'
[patent_app_type] => 1
[patent_app_number] => 6/663944
[patent_app_country] => US
[patent_app_date] => 1984-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 6406
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/712/04712189.pdf
[firstpage_image] =>[orig_patent_app_number] => 663944
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/663944 | Table driven translator | Oct 22, 1984 | Issued |
| 06/660590 | MICROCODE TESTING OF PLA'S IN A DATA PROCESSOR | Oct 14, 1984 | Abandoned |
| 06/660586 | MICROCODE TESTING OF A CACHE IN A DATA PROCESSOR | Oct 14, 1984 | Abandoned |
Array
(
[id] => 2309511
[patent_doc_number] => 04644493
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-02-17
[patent_title] => 'Implementing a shared higher level of privilege on personal computers for copy protection of software'
[patent_app_type] => 1
[patent_app_number] => 6/651184
[patent_app_country] => US
[patent_app_date] => 1984-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 12525
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/644/04644493.pdf
[firstpage_image] =>[orig_patent_app_number] => 651184
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/651184 | Implementing a shared higher level of privilege on personal computers for copy protection of software | Sep 13, 1984 | Issued |
Array
(
[id] => 2355336
[patent_doc_number] => 04704680
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-11-03
[patent_title] => 'Address computation system for updating starting addresses of data arrays in an array processor within an instruction cycle'
[patent_app_type] => 1
[patent_app_number] => 6/641098
[patent_app_country] => US
[patent_app_date] => 1984-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3209
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/704/04704680.pdf
[firstpage_image] =>[orig_patent_app_number] => 641098
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/641098 | Address computation system for updating starting addresses of data arrays in an array processor within an instruction cycle | Aug 14, 1984 | Issued |
Array
(
[id] => 2345135
[patent_doc_number] => 04669056
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-05-26
[patent_title] => 'Data processing system with a plurality of processors accessing a common bus to interleaved storage'
[patent_app_type] => 1
[patent_app_number] => 6/636188
[patent_app_country] => US
[patent_app_date] => 1984-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3716
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/669/04669056.pdf
[firstpage_image] =>[orig_patent_app_number] => 636188
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/636188 | Data processing system with a plurality of processors accessing a common bus to interleaved storage | Jul 30, 1984 | Issued |
Array
(
[id] => 2453328
[patent_doc_number] => 04750154
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-07
[patent_title] => 'Memory alignment system and method'
[patent_app_type] => 1
[patent_app_number] => 6/629349
[patent_app_country] => US
[patent_app_date] => 1984-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2743
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/750/04750154.pdf
[firstpage_image] =>[orig_patent_app_number] => 629349
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/629349 | Memory alignment system and method | Jul 9, 1984 | Issued |
Array
(
[id] => 2427295
[patent_doc_number] => 04727480
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-02-23
[patent_title] => 'Emulation of a data processing system'
[patent_app_type] => 1
[patent_app_number] => 6/629028
[patent_app_country] => US
[patent_app_date] => 1984-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11258
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 344
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/727/04727480.pdf
[firstpage_image] =>[orig_patent_app_number] => 629028
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/629028 | Emulation of a data processing system | Jul 8, 1984 | Issued |
Array
(
[id] => 2364767
[patent_doc_number] => 04667299
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-05-19
[patent_title] => 'Portable computer'
[patent_app_type] => 1
[patent_app_number] => 6/627438
[patent_app_country] => US
[patent_app_date] => 1984-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6228
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/667/04667299.pdf
[firstpage_image] =>[orig_patent_app_number] => 627438
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/627438 | Portable computer | Jul 2, 1984 | Issued |
Array
(
[id] => 2182998
[patent_doc_number] => 04530057
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1985-07-16
[patent_title] => 'Device for steering a steerable wheeled vehicle'
[patent_app_type] => 1
[patent_app_number] => 6/626466
[patent_app_country] => US
[patent_app_date] => 1984-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3290
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/530/04530057.pdf
[firstpage_image] =>[orig_patent_app_number] => 626466
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/626466 | Device for steering a steerable wheeled vehicle | Jun 28, 1984 | Issued |
| 06/625824 | WORD PROCESSOR | Jun 27, 1984 | Abandoned |
Array
(
[id] => 2360143
[patent_doc_number] => 04651237
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-03-17
[patent_title] => 'Programmed disk controller capable of operating with a variety of data encoding techniques'
[patent_app_type] => 1
[patent_app_number] => 6/625461
[patent_app_country] => US
[patent_app_date] => 1984-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3763
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/651/04651237.pdf
[firstpage_image] =>[orig_patent_app_number] => 625461
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/625461 | Programmed disk controller capable of operating with a variety of data encoding techniques | Jun 27, 1984 | Issued |
Array
(
[id] => 2252045
[patent_doc_number] => 04633437
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-12-30
[patent_title] => 'Data processor having dynamic bus sizing'
[patent_app_type] => 1
[patent_app_number] => 6/624660
[patent_app_country] => US
[patent_app_date] => 1984-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 32
[patent_no_of_words] => 6376
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/633/04633437.pdf
[firstpage_image] =>[orig_patent_app_number] => 624660
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/624660 | Data processor having dynamic bus sizing | Jun 25, 1984 | Issued |
Array
(
[id] => 2400619
[patent_doc_number] => 04782461
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-11-01
[patent_title] => 'Logical grouping of facilities within a computer development system'
[patent_app_type] => 1
[patent_app_number] => 6/623160
[patent_app_country] => US
[patent_app_date] => 1984-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5981
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/782/04782461.pdf
[firstpage_image] =>[orig_patent_app_number] => 623160
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/623160 | Logical grouping of facilities within a computer development system | Jun 20, 1984 | Issued |