Search

John G. Mills

Examiner (ID: 17861)

Most Active Art Unit
2307
Art Unit(s)
2771, 2171, 2307
Total Applications
484
Issued Applications
430
Pending Applications
1
Abandoned Applications
53

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 4026133 [patent_doc_number] => 05890149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Organization training, coaching and indexing system' [patent_app_type] => 1 [patent_app_number] => 8/667803 [patent_app_country] => US [patent_app_date] => 1996-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9330 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/890/05890149.pdf [firstpage_image] =>[orig_patent_app_number] => 667803 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/667803
Organization training, coaching and indexing system Jun 19, 1996 Issued
Array ( [id] => 2596708 [patent_doc_number] => 04964046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-16 [patent_title] => 'Harvard architecture microprocessor with arithmetic operations and control tasks for data transfer handled simultaneously' [patent_app_type] => 1 [patent_app_number] => 7/453027 [patent_app_country] => US [patent_app_date] => 1989-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4240 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 563 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/964/04964046.pdf [firstpage_image] =>[orig_patent_app_number] => 453027 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/453027
Harvard architecture microprocessor with arithmetic operations and control tasks for data transfer handled simultaneously Dec 21, 1989 Issued
Array ( [id] => 2633203 [patent_doc_number] => 04956803 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-11 [patent_title] => 'Sequentially processing data in a cached data storage system' [patent_app_type] => 1 [patent_app_number] => 7/407077 [patent_app_country] => US [patent_app_date] => 1989-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 9357 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/956/04956803.pdf [firstpage_image] =>[orig_patent_app_number] => 407077 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/407077
Sequentially processing data in a cached data storage system Sep 13, 1989 Issued
Array ( [id] => 2709476 [patent_doc_number] => RE033664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-13 [patent_title] => 'Data shifting and rotating apparatus' [patent_app_type] => 2 [patent_app_number] => 7/397342 [patent_app_country] => US [patent_app_date] => 1989-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6414 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/033/RE033664.pdf [firstpage_image] =>[orig_patent_app_number] => 397342 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/397342
Data shifting and rotating apparatus Aug 21, 1989 Issued
Array ( [id] => 2738554 [patent_doc_number] => 04998030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-05 [patent_title] => 'Circuit to arbitrate multiple requests for memory access' [patent_app_type] => 1 [patent_app_number] => 7/390784 [patent_app_country] => US [patent_app_date] => 1989-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1655 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/998/04998030.pdf [firstpage_image] =>[orig_patent_app_number] => 390784 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/390784
Circuit to arbitrate multiple requests for memory access Aug 7, 1989 Issued
Array ( [id] => 2483904 [patent_doc_number] => 04890254 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-26 [patent_title] => 'Clock disabling circuit' [patent_app_type] => 1 [patent_app_number] => 7/384875 [patent_app_country] => US [patent_app_date] => 1989-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 35 [patent_no_of_words] => 25541 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/890/04890254.pdf [firstpage_image] =>[orig_patent_app_number] => 384875 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/384875
Clock disabling circuit Jul 20, 1989 Issued
Array ( [id] => 2572271 [patent_doc_number] => 04945511 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-31 [patent_title] => 'Improved pipelined processor with two stage decoder for exchanging register values for similar operand instructions' [patent_app_type] => 1 [patent_app_number] => 7/371961 [patent_app_country] => US [patent_app_date] => 1989-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 31 [patent_no_of_words] => 10648 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/945/04945511.pdf [firstpage_image] =>[orig_patent_app_number] => 371961 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/371961
Improved pipelined processor with two stage decoder for exchanging register values for similar operand instructions Jun 26, 1989 Issued
Array ( [id] => 2655526 [patent_doc_number] => 04980857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Operations controller for a fault tolerant multiple node processing system' [patent_app_type] => 1 [patent_app_number] => 7/362957 [patent_app_country] => US [patent_app_date] => 1989-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 58 [patent_figures_cnt] => 97 [patent_no_of_words] => 54108 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 720 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980857.pdf [firstpage_image] =>[orig_patent_app_number] => 362957 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/362957
Operations controller for a fault tolerant multiple node processing system Jun 6, 1989 Issued
07/324281 ASYNCHRONOUS ARBITER CIRCUIT Mar 14, 1989 Abandoned
Array ( [id] => 2617968 [patent_doc_number] => 04903200 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-20 [patent_title] => 'Point of sale apparatus' [patent_app_type] => 1 [patent_app_number] => 7/323072 [patent_app_country] => US [patent_app_date] => 1989-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 11043 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/903/04903200.pdf [firstpage_image] =>[orig_patent_app_number] => 323072 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/323072
Point of sale apparatus Mar 9, 1989 Issued
Array ( [id] => 2563781 [patent_doc_number] => 04897810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-30 [patent_title] => 'Asynchronous interrupt status bit circuit' [patent_app_type] => 1 [patent_app_number] => 7/318098 [patent_app_country] => US [patent_app_date] => 1989-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4297 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/897/04897810.pdf [firstpage_image] =>[orig_patent_app_number] => 318098 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/318098
Asynchronous interrupt status bit circuit Mar 1, 1989 Issued
Array ( [id] => 2626642 [patent_doc_number] => 04969120 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-06 [patent_title] => 'Data processing system for time shared access to a time slotted bus' [patent_app_type] => 1 [patent_app_number] => 7/310406 [patent_app_country] => US [patent_app_date] => 1989-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3609 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 345 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/969/04969120.pdf [firstpage_image] =>[orig_patent_app_number] => 310406 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/310406
Data processing system for time shared access to a time slotted bus Feb 12, 1989 Issued
Array ( [id] => 2602787 [patent_doc_number] => 04933835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-12 [patent_title] => 'Apparatus for maintaining consistency of a cache memory with a primary memory' [patent_app_type] => 1 [patent_app_number] => 7/300174 [patent_app_country] => US [patent_app_date] => 1989-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 34 [patent_no_of_words] => 22410 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/933/04933835.pdf [firstpage_image] =>[orig_patent_app_number] => 300174 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/300174
Apparatus for maintaining consistency of a cache memory with a primary memory Jan 18, 1989 Issued
Array ( [id] => 2654856 [patent_doc_number] => 04980824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Event driven executive' [patent_app_type] => 1 [patent_app_number] => 7/298291 [patent_app_country] => US [patent_app_date] => 1989-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 8083 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980824.pdf [firstpage_image] =>[orig_patent_app_number] => 298291 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/298291
Event driven executive Jan 16, 1989 Issued
07/295610 PROGRAMMABLE RECEIVER FIFO TRIGGER LEVEL IN AN ASYNCHRONOUS COMMUNICATIONS ELEMENT Jan 9, 1989 Abandoned
Array ( [id] => 2527646 [patent_doc_number] => 04870614 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-26 [patent_title] => 'Programmable controller (\"PC\") with co-processing architecture' [patent_app_type] => 1 [patent_app_number] => 7/292623 [patent_app_country] => US [patent_app_date] => 1988-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 17085 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/870/04870614.pdf [firstpage_image] =>[orig_patent_app_number] => 292623 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/292623
Programmable controller ("PC") with co-processing architecture Dec 28, 1988 Issued
Array ( [id] => 2633312 [patent_doc_number] => 04956809 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-11 [patent_title] => 'Method for canonical ordering of binary data for portable operating systems' [patent_app_type] => 1 [patent_app_number] => 7/291348 [patent_app_country] => US [patent_app_date] => 1988-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4027 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/956/04956809.pdf [firstpage_image] =>[orig_patent_app_number] => 291348 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/291348
Method for canonical ordering of binary data for portable operating systems Dec 28, 1988 Issued
Array ( [id] => 2641628 [patent_doc_number] => 04937771 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-26 [patent_title] => 'Diskette drive/storage unit assembly' [patent_app_type] => 1 [patent_app_number] => 7/277835 [patent_app_country] => US [patent_app_date] => 1988-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1196 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/937/04937771.pdf [firstpage_image] =>[orig_patent_app_number] => 277835 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/277835
Diskette drive/storage unit assembly Nov 29, 1988 Issued
Array ( [id] => 2596449 [patent_doc_number] => 04964032 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-16 [patent_title] => 'Minimal connectivity parallel data processing system' [patent_app_type] => 1 [patent_app_number] => 7/270850 [patent_app_country] => US [patent_app_date] => 1988-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 7339 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/964/04964032.pdf [firstpage_image] =>[orig_patent_app_number] => 270850 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/270850
Minimal connectivity parallel data processing system Nov 13, 1988 Issued
Array ( [id] => 2664418 [patent_doc_number] => 04962472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-09 [patent_title] => 'Automatic programming method for outputting figure elements of parts as well as part profile descriptions in response to a part profile request' [patent_app_type] => 1 [patent_app_number] => 7/273035 [patent_app_country] => US [patent_app_date] => 1988-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 24 [patent_no_of_words] => 4193 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/962/04962472.pdf [firstpage_image] =>[orig_patent_app_number] => 273035 [rel_patent_id] =>[rel_patent_doc_number] =>)
07/273035
Automatic programming method for outputting figure elements of parts as well as part profile descriptions in response to a part profile request Nov 6, 1988 Issued
Menu