John G. Mills

Array ( [id] => 2594486 [patent_doc_number] => 04908748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-13 [patent_title] => 'Data processing device with parallel circular addressing hardware' [patent_app_type] => 1 [patent_app_number] => 7/078350 [patent_app_country] => US [patent_app_date] => 1987-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 20680 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/908/04908748.pdf [firstpage_image] =>[orig_patent_app_number] => 078350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2423360 [patent_doc_number] => 04742547 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-03 [patent_title] => 'Pattern matching apparatus' [patent_app_type] => 1 [patent_app_number] => 7/080249 [patent_app_country] => US [patent_app_date] => 1987-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3118 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/742/04742547.pdf [firstpage_image] =>[orig_patent_app_number] => 080249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2530357 [patent_doc_number] => 04881166 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-14 [patent_title] => 'Method for consistent multidatabase transaction processing' [patent_app_type] => 1 [patent_app_number] => 7/078129 [patent_app_country] => US [patent_app_date] => 1987-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5189 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/881/04881166.pdf [firstpage_image] =>[orig_patent_app_number] => 078129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2485950 [patent_doc_number] => 04882642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-21 [patent_title] => 'Sequentially processing data in a cached data storage system' [patent_app_type] => 1 [patent_app_number] => 7/068857 [patent_app_country] => US [patent_app_date] => 1987-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 9354 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 344 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/882/04882642.pdf [firstpage_image] =>[orig_patent_app_number] => 068857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2493615 [patent_doc_number] => 04866606 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-12 [patent_title] => 'Loosely coupled distributed computer system with node synchronization for precision in real time applications' [patent_app_type] => 1 [patent_app_number] => 7/065891 [patent_app_country] => US [patent_app_date] => 1987-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2596 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/866/04866606.pdf [firstpage_image] =>[orig_patent_app_number] => 065891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2483299 [patent_doc_number] => 04890222 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-26 [patent_title] => 'Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network' [patent_app_type] => 1 [patent_app_number] => 7/065974 [patent_app_country] => US [patent_app_date] => 1987-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 10405 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 303 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/890/04890222.pdf [firstpage_image] =>[orig_patent_app_number] => 065974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2388621 [patent_doc_number] => 04752910 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-21 [patent_title] => 'Method and apparatus for continuous after-imaging' [patent_app_type] => 1 [patent_app_number] => 7/063787 [patent_app_country] => US [patent_app_date] => 1987-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2277 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/752/04752910.pdf [firstpage_image] =>[orig_patent_app_number] => 063787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2568653 [patent_doc_number] => 04837652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-06-06 [patent_title] => 'Method and apparatus for indexing and labeling electronic disks' [patent_app_type] => 1 [patent_app_number] => 7/060411 [patent_app_country] => US [patent_app_date] => 1987-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2569 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/837/04837652.pdf [firstpage_image] =>[orig_patent_app_number] => 060411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2520123 [patent_doc_number] => 04831587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-16 [patent_title] => 'Memory address circuit having function of exchanging selected bits of address input' [patent_app_type] => 1 [patent_app_number] => 7/071519 [patent_app_country] => US [patent_app_date] => 1987-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2449 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/831/04831587.pdf [firstpage_image] =>[orig_patent_app_number] => 071519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2568005 [patent_doc_number] => 04853889 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Arrangement and method for speeding the operation of branch instructions' [patent_app_type] => 1 [patent_app_number] => 7/048210 [patent_app_country] => US [patent_app_date] => 1987-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1679 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853889.pdf [firstpage_image] =>[orig_patent_app_number] => 048210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2392354 [patent_doc_number] => 04754127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-28 [patent_title] => 'Method and apparatus for transforming digitally encoded data into printed data strips' [patent_app_type] => 1 [patent_app_number] => 7/047681 [patent_app_country] => US [patent_app_date] => 1987-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3948 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/754/04754127.pdf [firstpage_image] =>[orig_patent_app_number] => 047681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2418938 [patent_doc_number] => 04728783 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-01 [patent_title] => 'Method and apparatus for transforming digitally encoded data into printed data strips' [patent_app_type] => 1 [patent_app_number] => 7/045868 [patent_app_country] => US [patent_app_date] => 1987-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3948 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/728/04728783.pdf [firstpage_image] =>[orig_patent_app_number] => 045868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2531407 [patent_doc_number] => 04878195 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-31 [patent_title] => 'Instruction sequencer for network structure microprocessor' [patent_app_type] => 1 [patent_app_number] => 7/051144 [patent_app_country] => US [patent_app_date] => 1987-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4324 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 518 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/878/04878195.pdf [firstpage_image] =>[orig_patent_app_number] => 051144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558067 [patent_doc_number] => 04811284 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Computer terminal system with memory shared between remote devices' [patent_app_type] => 1 [patent_app_number] => 7/042553 [patent_app_country] => US [patent_app_date] => 1987-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4500 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811284.pdf [firstpage_image] =>[orig_patent_app_number] => 042553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2647211 [patent_doc_number] => 04914622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-03 [patent_title] => 'Array-organized bit map with a barrel shifter' [patent_app_type] => 1 [patent_app_number] => 7/040519 [patent_app_country] => US [patent_app_date] => 1987-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 27 [patent_no_of_words] => 6310 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/914/04914622.pdf [firstpage_image] =>[orig_patent_app_number] => 040519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2457633 [patent_doc_number] => 04758950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-19 [patent_title] => 'Method and apparatus for selectively delaying an interrupt of a coprocessor' [patent_app_type] => 1 [patent_app_number] => 7/113343 [patent_app_country] => US [patent_app_date] => 1987-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 13904 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 323 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/758/04758950.pdf [firstpage_image] =>[orig_patent_app_number] => 113343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2572663 [patent_doc_number] => 04835734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-30 [patent_title] => 'Address translation apparatus' [patent_app_type] => 1 [patent_app_number] => 7/036472 [patent_app_country] => US [patent_app_date] => 1987-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2951 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/835/04835734.pdf [firstpage_image] =>[orig_patent_app_number] => 036472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2667201 [patent_doc_number] => 04979104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-18 [patent_title] => 'Dual microprocessor control system' [patent_app_type] => 1 [patent_app_number] => 7/032902 [patent_app_country] => US [patent_app_date] => 1987-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 9347 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/979/04979104.pdf [firstpage_image] =>[orig_patent_app_number] => 032902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2574219 [patent_doc_number] => 04858177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-15 [patent_title] => 'Minimal connectivity parallel data processing system' [patent_app_type] => 1 [patent_app_number] => 7/031035 [patent_app_country] => US [patent_app_date] => 1987-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 7821 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/858/04858177.pdf [firstpage_image] =>[orig_patent_app_number] => 031035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2607033 [patent_doc_number] => 04924432 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-08 [patent_title] => 'Display information processing apparatus' [patent_app_type] => 1 [patent_app_number] => 7/031676 [patent_app_country] => US [patent_app_date] => 1987-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 8923 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/924/04924432.pdf [firstpage_image] =>[orig_patent_app_number] => 031676 [rel_patent_id] =>[rel_patent_doc_number] =>)