John G. Mills

Array ( [id] => 2574219 [patent_doc_number] => 04858177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-15 [patent_title] => 'Minimal connectivity parallel data processing system' [patent_app_type] => 1 [patent_app_number] => 7/031035 [patent_app_country] => US [patent_app_date] => 1987-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 7821 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/858/04858177.pdf [firstpage_image] =>[orig_patent_app_number] => 031035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2497919 [patent_doc_number] => 04802119 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-31 [patent_title] => 'Single chip microcomputer with patching and configuration controlled by on-board non-volatile memory' [patent_app_type] => 1 [patent_app_number] => 7/026511 [patent_app_country] => US [patent_app_date] => 1987-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5064 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/802/04802119.pdf [firstpage_image] =>[orig_patent_app_number] => 026511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2397804 [patent_doc_number] => 04764965 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-16 [patent_title] => 'Apparatus for processing document data including voice data' [patent_app_type] => 1 [patent_app_number] => 7/027115 [patent_app_country] => US [patent_app_date] => 1987-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2765 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/764/04764965.pdf [firstpage_image] =>[orig_patent_app_number] => 027115 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452246 [patent_doc_number] => 04792975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-20 [patent_title] => 'Digital speech signal processing for pitch change with jump control in accordance with pitch period' [patent_app_type] => 1 [patent_app_number] => 7/023905 [patent_app_country] => US [patent_app_date] => 1987-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 20 [patent_no_of_words] => 8460 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/792/04792975.pdf [firstpage_image] =>[orig_patent_app_number] => 023905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2520010 [patent_doc_number] => 04831581 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-16 [patent_title] => 'Central processor unit for digital data processing system including cache management mechanism' [patent_app_type] => 1 [patent_app_number] => 7/017645 [patent_app_country] => US [patent_app_date] => 1987-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 21291 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 598 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/831/04831581.pdf [firstpage_image] =>[orig_patent_app_number] => 017645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2451246 [patent_doc_number] => 04779221 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-18 [patent_title] => 'Timing signal generator' [patent_app_type] => 1 [patent_app_number] => 7/008212 [patent_app_country] => US [patent_app_date] => 1987-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3207 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 398 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/779/04779221.pdf [firstpage_image] =>[orig_patent_app_number] => 008212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2561575 [patent_doc_number] => 04833638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-23 [patent_title] => 'Parallel processing state alignment' [patent_app_type] => 1 [patent_app_number] => 6/945489 [patent_app_country] => US [patent_app_date] => 1986-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3818 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/833/04833638.pdf [firstpage_image] =>[orig_patent_app_number] => 945489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2556772 [patent_doc_number] => 04811216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Multiprocessor memory management method' [patent_app_type] => 1 [patent_app_number] => 6/941703 [patent_app_country] => US [patent_app_date] => 1986-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 8093 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811216.pdf [firstpage_image] =>[orig_patent_app_number] => 941703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558031 [patent_doc_number] => 04811282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Retiming circuit for pulse signals, particularly for microprocessor peripherals' [patent_app_type] => 1 [patent_app_number] => 6/943199 [patent_app_country] => US [patent_app_date] => 1986-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4275 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 455 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811282.pdf [firstpage_image] =>[orig_patent_app_number] => 943199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2594836 [patent_doc_number] => 04891787 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-02 [patent_title] => 'Parallel processing system with processor array having SIMD/MIMD instruction processing' [patent_app_type] => 1 [patent_app_number] => 6/943376 [patent_app_country] => US [patent_app_date] => 1986-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 15035 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/891/04891787.pdf [firstpage_image] =>[orig_patent_app_number] => 943376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2594308 [patent_doc_number] => 04926316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-15 [patent_title] => 'Memory management unit with overlapping control for accessing main memory of a digital computer' [patent_app_type] => 1 [patent_app_number] => 6/933071 [patent_app_country] => US [patent_app_date] => 1986-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3807 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 413 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/926/04926316.pdf [firstpage_image] =>[orig_patent_app_number] => 933071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2532150 [patent_doc_number] => 04873626 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-10 [patent_title] => 'Parallel processing system with processor array having memory system included in system memory' [patent_app_type] => 1 [patent_app_number] => 6/943314 [patent_app_country] => US [patent_app_date] => 1986-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 15015 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/873/04873626.pdf [firstpage_image] =>[orig_patent_app_number] => 943314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2556748 [patent_doc_number] => 04811215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Instruction execution accelerator for a pipelined digital machine with virtual memory' [patent_app_type] => 1 [patent_app_number] => 6/941085 [patent_app_country] => US [patent_app_date] => 1986-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 11446 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811215.pdf [firstpage_image] =>[orig_patent_app_number] => 941085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2477275 [patent_doc_number] => 04845656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-04 [patent_title] => 'System for transferring data between memories in a data-processing apparatus having a bitblt unit' [patent_app_type] => 1 [patent_app_number] => 6/940006 [patent_app_country] => US [patent_app_date] => 1986-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3782 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/845/04845656.pdf [firstpage_image] =>[orig_patent_app_number] => 940006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452854 [patent_doc_number] => 04740912 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-26 [patent_title] => 'Quinews-electronic replacement for the newspaper' [patent_app_type] => 1 [patent_app_number] => 6/935923 [patent_app_country] => US [patent_app_date] => 1986-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 33 [patent_no_of_words] => 12419 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/740/04740912.pdf [firstpage_image] =>[orig_patent_app_number] => 935923 [rel_patent_id] =>[rel_patent_doc_number] =>)