
John G. Pickett
Supervisory Patent Examiner (ID: 14915, Phone: (571)272-4560 , Office: P/3728 )
| Most Active Art Unit | 3728 |
| Art Unit(s) | 3788, 3736, 3782, 3741, 3728 |
| Total Applications | 932 |
| Issued Applications | 383 |
| Pending Applications | 22 |
| Abandoned Applications | 527 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11367278
[patent_doc_number] => 20170005259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'PIEZOELECTRIC DEVICE AND BASE'
[patent_app_type] => utility
[patent_app_number] => 15/197712
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15197712
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/197712 | PIEZOELECTRIC DEVICE AND BASE | Jun 28, 2016 | Abandoned |
Array
(
[id] => 11367113
[patent_doc_number] => 20170005094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/196666
[patent_app_country] => US
[patent_app_date] => 2016-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8737
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15196666
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/196666 | Semiconductor structure and fabrication method thereof | Jun 28, 2016 | Issued |
Array
(
[id] => 16479577
[patent_doc_number] => 10854531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Semiconductor packaging method, semiconductor package and stacked semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 15/739939
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 45
[patent_no_of_words] => 21538
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15739939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/739939 | Semiconductor packaging method, semiconductor package and stacked semiconductor packages | Jun 23, 2016 | Issued |
Array
(
[id] => 11103750
[patent_doc_number] => 20160300720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'Gate Contact Structure of FinFET'
[patent_app_type] => utility
[patent_app_number] => 15/184570
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15184570
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/184570 | Gate contact structure of FinFET | Jun 15, 2016 | Issued |
Array
(
[id] => 11087735
[patent_doc_number] => 20160284702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/174392
[patent_app_country] => US
[patent_app_date] => 2016-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 16184
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15174392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/174392 | Semiconductor device | Jun 5, 2016 | Issued |
Array
(
[id] => 11087880
[patent_doc_number] => 20160284848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'FinFETs with Strained Well Regions'
[patent_app_type] => utility
[patent_app_number] => 15/173974
[patent_app_country] => US
[patent_app_date] => 2016-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7358
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15173974
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/173974 | FinFETs with strained well regions | Jun 5, 2016 | Issued |
Array
(
[id] => 11079353
[patent_doc_number] => 20160276317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'BUMPLESS BUILD-UP LAYER PACKAGE WITH PRE-STACKED MICROELECTRONIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/170833
[patent_app_country] => US
[patent_app_date] => 2016-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2813
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15170833
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/170833 | Bumpless build-up layer package with pre-stacked microelectronic devices | May 31, 2016 | Issued |
Array
(
[id] => 14738923
[patent_doc_number] => 10388873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Evaporation mask, method of patterning substrate using the same, and display substrate
[patent_app_type] => utility
[patent_app_number] => 15/531700
[patent_app_country] => US
[patent_app_date] => 2016-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3448
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15531700
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/531700 | Evaporation mask, method of patterning substrate using the same, and display substrate | May 25, 2016 | Issued |
Array
(
[id] => 11710475
[patent_doc_number] => 20170178974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'VERTICAL FETS WITH VARIABLE BOTTOM SPACER RECESS'
[patent_app_type] => utility
[patent_app_number] => 15/148110
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6332
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148110
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148110 | Vertical FETs with variable bottom spacer recess | May 5, 2016 | Issued |
Array
(
[id] => 11898180
[patent_doc_number] => 09768121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices'
[patent_app_type] => utility
[patent_app_number] => 15/144699
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 28
[patent_no_of_words] => 8615
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144699
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144699 | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices | May 1, 2016 | Issued |
Array
(
[id] => 13667903
[patent_doc_number] => 10164134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Optoelectronic semiconductor chip
[patent_app_type] => utility
[patent_app_number] => 15/557600
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 6563
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15557600
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/557600 | Optoelectronic semiconductor chip | Mar 28, 2016 | Issued |
Array
(
[id] => 14036545
[patent_doc_number] => 10230031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Electromagnetic radiation-emitting assembly
[patent_app_type] => utility
[patent_app_number] => 15/557564
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5777
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15557564
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/557564 | Electromagnetic radiation-emitting assembly | Mar 15, 2016 | Issued |
Array
(
[id] => 12181827
[patent_doc_number] => 20180040763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'MANUFACTURING METHOD OF LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/551465
[patent_app_country] => US
[patent_app_date] => 2016-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5381
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15551465
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/551465 | Manufacturing method of light emitting device package | Feb 15, 2016 | Issued |
Array
(
[id] => 12188761
[patent_doc_number] => 20180047697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'CHIP ARRANGEMENT AND METHOD FOR FORMING A CONTACT CONNECTION'
[patent_app_type] => utility
[patent_app_number] => 15/557591
[patent_app_country] => US
[patent_app_date] => 2016-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3232
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15557591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/557591 | CHIP ARRANGEMENT AND METHOD FOR FORMING A CONTACT CONNECTION | Feb 14, 2016 | Abandoned |
Array
(
[id] => 12129480
[patent_doc_number] => 20180013066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'Method for Producing an Organic Light-Emitting Diode and Organic Light-Emitting Diode'
[patent_app_type] => utility
[patent_app_number] => 15/549994
[patent_app_country] => US
[patent_app_date] => 2016-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4570
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15549994
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/549994 | Method for producing an organic light-emitting diode and organic light-emitting diode | Feb 4, 2016 | Issued |
Array
(
[id] => 13640781
[patent_doc_number] => 09847351
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-19
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/006123
[patent_app_country] => US
[patent_app_date] => 2016-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4001
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15006123
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/006123 | Semiconductor device and method for fabricating the same | Jan 25, 2016 | Issued |
Array
(
[id] => 11740302
[patent_doc_number] => 09704896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-11
[patent_title] => 'Display device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/004392
[patent_app_country] => US
[patent_app_date] => 2016-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4485
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15004392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/004392 | Display device and manufacturing method thereof | Jan 21, 2016 | Issued |
Array
(
[id] => 11759592
[patent_doc_number] => 20170206461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'System and Method for Quantum Computation Using Symmetrical Charge Qubits'
[patent_app_type] => utility
[patent_app_number] => 14/996918
[patent_app_country] => US
[patent_app_date] => 2016-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9651
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14996918
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/996918 | System and method for quantum computation using symmetrical charge qubits | Jan 14, 2016 | Issued |
Array
(
[id] => 10772408
[patent_doc_number] => 20160118564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'LIGHT EMITTING DIODE CHIP HAVING ELECTRODE PAD'
[patent_app_type] => utility
[patent_app_number] => 14/984829
[patent_app_country] => US
[patent_app_date] => 2015-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 16983
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14984829
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/984829 | Light emitting diode chip having electrode pad | Dec 29, 2015 | Issued |
Array
(
[id] => 11207872
[patent_doc_number] => 09437503
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-06
[patent_title] => 'Vertical FETs with variable bottom spacer recess'
[patent_app_type] => utility
[patent_app_number] => 14/978197
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 35
[patent_no_of_words] => 6287
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978197
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978197 | Vertical FETs with variable bottom spacer recess | Dec 21, 2015 | Issued |