
John J. Figueroa
Examiner (ID: 15617, Phone: (571)272-8916 , Office: P/1768 )
| Most Active Art Unit | 1768 |
| Art Unit(s) | 1768, 1772, 1796, 1763, 1712, 1765 |
| Total Applications | 1556 |
| Issued Applications | 1186 |
| Pending Applications | 112 |
| Abandoned Applications | 275 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11495386
[patent_doc_number] => 20170069571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/986919
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3454
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14986919
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/986919 | Semiconductor device and method of manufacturing the same | Jan 3, 2016 | Issued |
Array
(
[id] => 11021155
[patent_doc_number] => 20160218108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/973471
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 32951
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973471
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973471 | Semiconductor device and a manufacturing method thereof | Dec 16, 2015 | Issued |
Array
(
[id] => 11367179
[patent_doc_number] => 20170005160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'ANCHORING CONDUCTIVE MATERIAL IN SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/973479
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6305
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973479
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973479 | ANCHORING CONDUCTIVE MATERIAL IN SEMICONDUCTOR DEVICES | Dec 16, 2015 | Abandoned |
Array
(
[id] => 14011891
[patent_doc_number] => 10224422
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Method to fabricate quantum dot field-effect transistors without bias-stress effect
[patent_app_type] => utility
[patent_app_number] => 14/973522
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 5965
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973522
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973522 | Method to fabricate quantum dot field-effect transistors without bias-stress effect | Dec 16, 2015 | Issued |
Array
(
[id] => 11021290
[patent_doc_number] => 20160218245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'TOP AND BOTTOM ELECTRODE DESIGN FOR PRINTED VERTICAL LEDS'
[patent_app_type] => utility
[patent_app_number] => 14/973683
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4041
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973683
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973683 | TOP AND BOTTOM ELECTRODE DESIGN FOR PRINTED VERTICAL LEDS | Dec 16, 2015 | Abandoned |
Array
(
[id] => 12499083
[patent_doc_number] => 09997656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Photodetector cell and solar panel with dual metal contacts and related methods
[patent_app_type] => utility
[patent_app_number] => 14/972693
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 8899
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14972693
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/972693 | Photodetector cell and solar panel with dual metal contacts and related methods | Dec 16, 2015 | Issued |
Array
(
[id] => 12250309
[patent_doc_number] => 09923092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Method of forming a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/971732
[patent_app_country] => US
[patent_app_date] => 2015-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7252
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14971732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/971732 | Method of forming a semiconductor device | Dec 15, 2015 | Issued |
Array
(
[id] => 11578843
[patent_doc_number] => 09634113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Fully silicided linerless middle-of-line (MOL) contact'
[patent_app_type] => utility
[patent_app_number] => 14/967736
[patent_app_country] => US
[patent_app_date] => 2015-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5518
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14967736
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/967736 | Fully silicided linerless middle-of-line (MOL) contact | Dec 13, 2015 | Issued |
Array
(
[id] => 10753086
[patent_doc_number] => 20160099239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-07
[patent_title] => 'METHODS, APPARATUS AND SYSTEM FOR REDUCTION OF POWER CONSUMPTION IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/965639
[patent_app_country] => US
[patent_app_date] => 2015-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6300
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14965639
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/965639 | METHODS, APPARATUS AND SYSTEM FOR REDUCTION OF POWER CONSUMPTION IN A SEMICONDUCTOR DEVICE | Dec 9, 2015 | Abandoned |
Array
(
[id] => 11432072
[patent_doc_number] => 09570397
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-14
[patent_title] => 'Local interconnect structure including non-eroded contact via trenches'
[patent_app_type] => utility
[patent_app_number] => 14/964786
[patent_app_country] => US
[patent_app_date] => 2015-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4096
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14964786
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/964786 | Local interconnect structure including non-eroded contact via trenches | Dec 9, 2015 | Issued |
Array
(
[id] => 12969577
[patent_doc_number] => 09876100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Semiconductor device and reverse conducting insulated gate bipolar transistor with isolated source zones
[patent_app_type] => utility
[patent_app_number] => 14/963456
[patent_app_country] => US
[patent_app_date] => 2015-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 33
[patent_no_of_words] => 8693
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14963456
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/963456 | Semiconductor device and reverse conducting insulated gate bipolar transistor with isolated source zones | Dec 8, 2015 | Issued |
Array
(
[id] => 11411778
[patent_doc_number] => 09559092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-31
[patent_title] => 'Electronic device including a diode'
[patent_app_type] => utility
[patent_app_number] => 14/945735
[patent_app_country] => US
[patent_app_date] => 2015-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 10829
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14945735
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/945735 | Electronic device including a diode | Nov 18, 2015 | Issued |
Array
(
[id] => 11862176
[patent_doc_number] => 09741871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Self-aligned heterojunction field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 14/931307
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 3858
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931307
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/931307 | Self-aligned heterojunction field effect transistor | Nov 2, 2015 | Issued |
Array
(
[id] => 11050839
[patent_doc_number] => 20160247798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/931416
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4353
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931416
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/931416 | Semiconductor device | Nov 2, 2015 | Issued |
Array
(
[id] => 10780214
[patent_doc_number] => 20160126371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'SEMICONDUCTOR OPTICAL SENSOR'
[patent_app_type] => utility
[patent_app_number] => 14/931249
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4344
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931249
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/931249 | Semiconductor optical sensor | Nov 2, 2015 | Issued |
Array
(
[id] => 12376038
[patent_doc_number] => 09960240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-01
[patent_title] => Low resistance contact structures for trench structures
[patent_app_type] => utility
[patent_app_number] => 14/919201
[patent_app_country] => US
[patent_app_date] => 2015-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7178
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14919201
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/919201 | Low resistance contact structures for trench structures | Oct 20, 2015 | Issued |
Array
(
[id] => 11904448
[patent_doc_number] => 09773890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/919716
[patent_app_country] => US
[patent_app_date] => 2015-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4837
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14919716
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/919716 | Semiconductor device and method of fabricating the same | Oct 20, 2015 | Issued |
Array
(
[id] => 12360186
[patent_doc_number] => 09955590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => Redistribution layer structure, semiconductor substrate structure, semiconductor package structure, chip structure, and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 14/919343
[patent_app_country] => US
[patent_app_date] => 2015-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 7732
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14919343
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/919343 | Redistribution layer structure, semiconductor substrate structure, semiconductor package structure, chip structure, and method of manufacturing the same | Oct 20, 2015 | Issued |
Array
(
[id] => 10765224
[patent_doc_number] => 20160111380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'NEW STRUCTURE OF MICROELECTRONIC PACKAGES WITH EDGE PROTECTION BY COATING'
[patent_app_type] => utility
[patent_app_number] => 14/919696
[patent_app_country] => US
[patent_app_date] => 2015-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 10788
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14919696
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/919696 | NEW STRUCTURE OF MICROELECTRONIC PACKAGES WITH EDGE PROTECTION BY COATING | Oct 20, 2015 | Abandoned |
Array
(
[id] => 10689611
[patent_doc_number] => 20160035757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/881729
[patent_app_country] => US
[patent_app_date] => 2015-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 24812
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14881729
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/881729 | Semiconductor device | Oct 12, 2015 | Issued |