| Application number | Title of the application | Filing Date | Status |
|---|
| 08/452789 | MOS TYPE SEMICONDUCTOR DEVICE | May 29, 1995 | Abandoned |
Array
(
[id] => 3735965
[patent_doc_number] => 05693957
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-02
[patent_title] => 'Photovoltaic element and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 8/451575
[patent_app_country] => US
[patent_app_date] => 1995-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2820
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/693/05693957.pdf
[firstpage_image] =>[orig_patent_app_number] => 451575
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/451575 | Photovoltaic element and method of manufacturing the same | May 25, 1995 | Issued |
Array
(
[id] => 3537905
[patent_doc_number] => 05557129
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-17
[patent_title] => 'Semiconductor MOSFET device having a shallow nitrogen implanted channel region'
[patent_app_type] => 1
[patent_app_number] => 8/452611
[patent_app_country] => US
[patent_app_date] => 1995-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 46
[patent_no_of_words] => 10409
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/557/05557129.pdf
[firstpage_image] =>[orig_patent_app_number] => 452611
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/452611 | Semiconductor MOSFET device having a shallow nitrogen implanted channel region | May 24, 1995 | Issued |
Array
(
[id] => 3867292
[patent_doc_number] => 05837565
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-17
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/450621
[patent_app_country] => US
[patent_app_date] => 1995-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2981
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/837/05837565.pdf
[firstpage_image] =>[orig_patent_app_number] => 450621
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/450621 | Semiconductor device | May 24, 1995 | Issued |
Array
(
[id] => 3568154
[patent_doc_number] => 05483092
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-09
[patent_title] => 'Semiconductor device having a via-hole with a void area for reduced cracking'
[patent_app_type] => 1
[patent_app_number] => 8/444520
[patent_app_country] => US
[patent_app_date] => 1995-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 50
[patent_no_of_words] => 8247
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/483/05483092.pdf
[firstpage_image] =>[orig_patent_app_number] => 444520
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/444520 | Semiconductor device having a via-hole with a void area for reduced cracking | May 18, 1995 | Issued |
Array
(
[id] => 3553457
[patent_doc_number] => 05548142
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-20
[patent_title] => 'Solid-state imaging device capable of removing influence by false signals'
[patent_app_type] => 1
[patent_app_number] => 8/442870
[patent_app_country] => US
[patent_app_date] => 1995-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2674
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/548/05548142.pdf
[firstpage_image] =>[orig_patent_app_number] => 442870
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/442870 | Solid-state imaging device capable of removing influence by false signals | May 16, 1995 | Issued |
Array
(
[id] => 3660325
[patent_doc_number] => 05623161
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-22
[patent_title] => 'Electronic element and method of producing same'
[patent_app_type] => 1
[patent_app_number] => 8/442906
[patent_app_country] => US
[patent_app_date] => 1995-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3930
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/623/05623161.pdf
[firstpage_image] =>[orig_patent_app_number] => 442906
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/442906 | Electronic element and method of producing same | May 16, 1995 | Issued |
| 08/441466 | SEMICONDUCTOR DEVICE HAVING A MULTI-LAYER CONTACT STRUCTURE | May 14, 1995 | Abandoned |
| 08/439081 | DYNAMIC RANDOM ACCESS MEMORY MADE BY USING SILICON-ON-INSULATOR AND A METHOD FOR MAKING THE SAME | May 10, 1995 | Abandoned |
| 08/438391 | METHOD OF FORMING AN IMPROVED DIELECTRIC IN AN INTEGRATED CIRCUIT | May 9, 1995 | Abandoned |
Array
(
[id] => 3698339
[patent_doc_number] => 05650638
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-22
[patent_title] => 'Semiconductor device having a passivation layer'
[patent_app_type] => 1
[patent_app_number] => 8/436489
[patent_app_country] => US
[patent_app_date] => 1995-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3726
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/650/05650638.pdf
[firstpage_image] =>[orig_patent_app_number] => 436489
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/436489 | Semiconductor device having a passivation layer | May 7, 1995 | Issued |
Array
(
[id] => 3509280
[patent_doc_number] => 05514894
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Protection circuit device for a semiconductor integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 8/434907
[patent_app_country] => US
[patent_app_date] => 1995-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 10071
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 385
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514894.pdf
[firstpage_image] =>[orig_patent_app_number] => 434907
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/434907 | Protection circuit device for a semiconductor integrated circuit device | May 2, 1995 | Issued |
| 08/431429 | SEMICONDUCTOR DEVICE | Apr 30, 1995 | Abandoned |
Array
(
[id] => 3606917
[patent_doc_number] => 05578865
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-26
[patent_title] => 'Reduction of parasitic effects in floating body mosfets'
[patent_app_type] => 1
[patent_app_number] => 8/426875
[patent_app_country] => US
[patent_app_date] => 1995-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3004
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/578/05578865.pdf
[firstpage_image] =>[orig_patent_app_number] => 426875
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/426875 | Reduction of parasitic effects in floating body mosfets | Apr 23, 1995 | Issued |
Array
(
[id] => 3595988
[patent_doc_number] => 05521416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-28
[patent_title] => 'Semiconductor device having gate electrode and impurity diffusion layer different in conductivity type and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 8/425239
[patent_app_country] => US
[patent_app_date] => 1995-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 15
[patent_no_of_words] => 3941
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/521/05521416.pdf
[firstpage_image] =>[orig_patent_app_number] => 425239
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/425239 | Semiconductor device having gate electrode and impurity diffusion layer different in conductivity type and method of manufacturing the same | Apr 17, 1995 | Issued |
Array
(
[id] => 3595749
[patent_doc_number] => 05488238
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-30
[patent_title] => 'Arrangement of power supply lines used in a unit functional block'
[patent_app_type] => 1
[patent_app_number] => 8/425333
[patent_app_country] => US
[patent_app_date] => 1995-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4493
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/488/05488238.pdf
[firstpage_image] =>[orig_patent_app_number] => 425333
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/425333 | Arrangement of power supply lines used in a unit functional block | Apr 17, 1995 | Issued |
Array
(
[id] => 3553569
[patent_doc_number] => 05548150
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-20
[patent_title] => 'Field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 8/425246
[patent_app_country] => US
[patent_app_date] => 1995-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 127
[patent_no_of_words] => 19283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/548/05548150.pdf
[firstpage_image] =>[orig_patent_app_number] => 425246
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/425246 | Field effect transistor | Apr 16, 1995 | Issued |
Array
(
[id] => 3519987
[patent_doc_number] => 05576557
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-19
[patent_title] => 'Complementary LVTSCR ESD protection circuit for sub-micron CMOS integrated circuits'
[patent_app_type] => 1
[patent_app_number] => 8/422225
[patent_app_country] => US
[patent_app_date] => 1995-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5753
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/576/05576557.pdf
[firstpage_image] =>[orig_patent_app_number] => 422225
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/422225 | Complementary LVTSCR ESD protection circuit for sub-micron CMOS integrated circuits | Apr 13, 1995 | Issued |
| 08/389533 | ARRAY PROTECTION DEVICES AND FABRICATION METHOD | Apr 12, 1995 | Abandoned |
Array
(
[id] => 3602493
[patent_doc_number] => 05559342
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-24
[patent_title] => 'Electron emitting device having a polycrystalline silicon resistor coated with a silicide and an oxide of a work function reducing material'
[patent_app_type] => 1
[patent_app_number] => 8/418091
[patent_app_country] => US
[patent_app_date] => 1995-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 2439
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/559/05559342.pdf
[firstpage_image] =>[orig_patent_app_number] => 418091
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/418091 | Electron emitting device having a polycrystalline silicon resistor coated with a silicide and an oxide of a work function reducing material | Apr 5, 1995 | Issued |