
John Kwon
Examiner (ID: 4120, Phone: (571)272-4846 , Office: P/3747 )
| Most Active Art Unit | 3747 |
| Art Unit(s) | 3401, 2403, 3622, 2402, 3747, 3404, 2605, 3745, 3754 |
| Total Applications | 4775 |
| Issued Applications | 4290 |
| Pending Applications | 87 |
| Abandoned Applications | 420 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3892690
[patent_doc_number] => 05723872
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-03
[patent_title] => 'Mixed barrier resonant tunneling'
[patent_app_type] => 1
[patent_app_number] => 8/290269
[patent_app_country] => US
[patent_app_date] => 1994-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 4463
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/723/05723872.pdf
[firstpage_image] =>[orig_patent_app_number] => 290269
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/290269 | Mixed barrier resonant tunneling | Aug 14, 1994 | Issued |
Array
(
[id] => 3509563
[patent_doc_number] => 05514911
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Highly integrated semiconductor device contact structure'
[patent_app_type] => 1
[patent_app_number] => 8/287961
[patent_app_country] => US
[patent_app_date] => 1994-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4382
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514911.pdf
[firstpage_image] =>[orig_patent_app_number] => 287961
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/287961 | Highly integrated semiconductor device contact structure | Aug 8, 1994 | Issued |
Array
(
[id] => 3112615
[patent_doc_number] => 05408130
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-18
[patent_title] => 'Interconnection structure for conductive layers'
[patent_app_type] => 1
[patent_app_number] => 8/286592
[patent_app_country] => US
[patent_app_date] => 1994-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 5112
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/408/05408130.pdf
[firstpage_image] =>[orig_patent_app_number] => 286592
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/286592 | Interconnection structure for conductive layers | Aug 4, 1994 | Issued |
Array
(
[id] => 3565411
[patent_doc_number] => 05525818
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-11
[patent_title] => 'Reducing extrinsic base-collector capacitance'
[patent_app_type] => 1
[patent_app_number] => 8/285601
[patent_app_country] => US
[patent_app_date] => 1994-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 2197
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/525/05525818.pdf
[firstpage_image] =>[orig_patent_app_number] => 285601
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/285601 | Reducing extrinsic base-collector capacitance | Aug 2, 1994 | Issued |
Array
(
[id] => 3845518
[patent_doc_number] => 05744849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-28
[patent_title] => 'Photoelectric converting device and image processing apparatus using the same'
[patent_app_type] => 1
[patent_app_number] => 8/279870
[patent_app_country] => US
[patent_app_date] => 1994-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 8819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/744/05744849.pdf
[firstpage_image] =>[orig_patent_app_number] => 279870
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/279870 | Photoelectric converting device and image processing apparatus using the same | Jul 25, 1994 | Issued |
Array
(
[id] => 3852583
[patent_doc_number] => 05719416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-17
[patent_title] => 'Integrated circuit with layered superlattice material compound'
[patent_app_type] => 1
[patent_app_number] => 8/276805
[patent_app_country] => US
[patent_app_date] => 1994-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 38
[patent_no_of_words] => 12470
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/719/05719416.pdf
[firstpage_image] =>[orig_patent_app_number] => 276805
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/276805 | Integrated circuit with layered superlattice material compound | Jul 17, 1994 | Issued |
Array
(
[id] => 3663240
[patent_doc_number] => 05592022
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-07
[patent_title] => 'Fabricating a semiconductor with an insulative coating'
[patent_app_type] => 1
[patent_app_number] => 8/270939
[patent_app_country] => US
[patent_app_date] => 1994-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 10676
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/592/05592022.pdf
[firstpage_image] =>[orig_patent_app_number] => 270939
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/270939 | Fabricating a semiconductor with an insulative coating | Jul 4, 1994 | Issued |
Array
(
[id] => 3596043
[patent_doc_number] => 05521420
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-28
[patent_title] => 'Fabricating a semiconductor with an insulative coating'
[patent_app_type] => 1
[patent_app_number] => 8/270784
[patent_app_country] => US
[patent_app_date] => 1994-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 10677
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/521/05521420.pdf
[firstpage_image] =>[orig_patent_app_number] => 270784
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/270784 | Fabricating a semiconductor with an insulative coating | Jul 4, 1994 | Issued |
Array
(
[id] => 3518047
[patent_doc_number] => 05512779
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-30
[patent_title] => 'Semiconductor memory device having silicon nitride overlying only peripheral circuit areas'
[patent_app_type] => 1
[patent_app_number] => 8/265612
[patent_app_country] => US
[patent_app_date] => 1994-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1893
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/512/05512779.pdf
[firstpage_image] =>[orig_patent_app_number] => 265612
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/265612 | Semiconductor memory device having silicon nitride overlying only peripheral circuit areas | Jun 23, 1994 | Issued |
Array
(
[id] => 3431934
[patent_doc_number] => 05455437
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-03
[patent_title] => 'Semiconductor device having crystalline defect isolation regions'
[patent_app_type] => 1
[patent_app_number] => 8/261355
[patent_app_country] => US
[patent_app_date] => 1994-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4175
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/455/05455437.pdf
[firstpage_image] =>[orig_patent_app_number] => 261355
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/261355 | Semiconductor device having crystalline defect isolation regions | Jun 15, 1994 | Issued |
| 08/261867 | SUB-NANOSCALE ELECTRONIC DEVICES AND PROCESSES | Jun 15, 1994 | Abandoned |
Array
(
[id] => 3521731
[patent_doc_number] => 05506447
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-09
[patent_title] => 'Hybrid integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 8/257330
[patent_app_country] => US
[patent_app_date] => 1994-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 2143
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/506/05506447.pdf
[firstpage_image] =>[orig_patent_app_number] => 257330
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/257330 | Hybrid integrated circuit | Jun 6, 1994 | Issued |
| 08/254819 | INTEGRATED CIRCUIT STRUCTURE WITH PROGRAMMABLE CONDUCTIVE ELECTRODE/INTERCONNECT MATERIAL AND METHOD OF MAKING SAME | Jun 5, 1994 | Abandoned |
Array
(
[id] => 3618296
[patent_doc_number] => 05510629
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-23
[patent_title] => 'Multilayer antifuse with intermediate spacer layer'
[patent_app_type] => 1
[patent_app_number] => 8/250068
[patent_app_country] => US
[patent_app_date] => 1994-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/510/05510629.pdf
[firstpage_image] =>[orig_patent_app_number] => 250068
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/250068 | Multilayer antifuse with intermediate spacer layer | May 26, 1994 | Issued |
Array
(
[id] => 3500906
[patent_doc_number] => 05532517
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Hybrid integrated circuit device with heat suppression means provided in the vicinity of solder bonding areas'
[patent_app_type] => 1
[patent_app_number] => 8/249737
[patent_app_country] => US
[patent_app_date] => 1994-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2801
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532517.pdf
[firstpage_image] =>[orig_patent_app_number] => 249737
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/249737 | Hybrid integrated circuit device with heat suppression means provided in the vicinity of solder bonding areas | May 25, 1994 | Issued |
Array
(
[id] => 3544127
[patent_doc_number] => 05481138
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-02
[patent_title] => 'Structure and a method for repairing electrical lines'
[patent_app_type] => 1
[patent_app_number] => 8/249413
[patent_app_country] => US
[patent_app_date] => 1994-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 5614
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/481/05481138.pdf
[firstpage_image] =>[orig_patent_app_number] => 249413
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/249413 | Structure and a method for repairing electrical lines | May 25, 1994 | Issued |
Array
(
[id] => 3124031
[patent_doc_number] => 05381024
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-10
[patent_title] => 'Radiation-emitting semiconductor device with an intermediate barrier layer'
[patent_app_type] => 1
[patent_app_number] => 8/246392
[patent_app_country] => US
[patent_app_date] => 1994-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5920
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/381/05381024.pdf
[firstpage_image] =>[orig_patent_app_number] => 246392
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/246392 | Radiation-emitting semiconductor device with an intermediate barrier layer | May 19, 1994 | Issued |
Array
(
[id] => 3551723
[patent_doc_number] => 05545917
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-13
[patent_title] => 'Separate protective transistor'
[patent_app_type] => 1
[patent_app_number] => 8/245127
[patent_app_country] => US
[patent_app_date] => 1994-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 5087
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/545/05545917.pdf
[firstpage_image] =>[orig_patent_app_number] => 245127
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/245127 | Separate protective transistor | May 16, 1994 | Issued |
Array
(
[id] => 3509384
[patent_doc_number] => 05514901
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Epitaxial island with adjacent asymmetrical structure to reduce collection of injected current from the island into other islands'
[patent_app_type] => 1
[patent_app_number] => 8/245125
[patent_app_country] => US
[patent_app_date] => 1994-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 5138
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514901.pdf
[firstpage_image] =>[orig_patent_app_number] => 245125
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/245125 | Epitaxial island with adjacent asymmetrical structure to reduce collection of injected current from the island into other islands | May 16, 1994 | Issued |
Array
(
[id] => 3509524
[patent_doc_number] => 05514908
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Integrated circuit with a titanium nitride contact barrier having oxygen stuffed grain boundaries'
[patent_app_type] => 1
[patent_app_number] => 8/235099
[patent_app_country] => US
[patent_app_date] => 1994-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 6197
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514908.pdf
[firstpage_image] =>[orig_patent_app_number] => 235099
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/235099 | Integrated circuit with a titanium nitride contact barrier having oxygen stuffed grain boundaries | Apr 28, 1994 | Issued |