
John Kwon
Examiner (ID: 4120, Phone: (571)272-4846 , Office: P/3747 )
| Most Active Art Unit | 3747 |
| Art Unit(s) | 3401, 2403, 3622, 2402, 3747, 3404, 2605, 3745, 3754 |
| Total Applications | 4775 |
| Issued Applications | 4290 |
| Pending Applications | 87 |
| Abandoned Applications | 420 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4123258
[patent_doc_number] => 06072202
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'II-VI compound semiconductor device with III-V buffer layer'
[patent_app_type] => 1
[patent_app_number] => 8/936272
[patent_app_country] => US
[patent_app_date] => 1997-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3898
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/072/06072202.pdf
[firstpage_image] =>[orig_patent_app_number] => 936272
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/936272 | II-VI compound semiconductor device with III-V buffer layer | Sep 23, 1997 | Issued |
Array
(
[id] => 3984555
[patent_doc_number] => 05949090
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-07
[patent_title] => 'MOS TEG structure'
[patent_app_type] => 1
[patent_app_number] => 8/933321
[patent_app_country] => US
[patent_app_date] => 1997-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4294
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/949/05949090.pdf
[firstpage_image] =>[orig_patent_app_number] => 933321
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/933321 | MOS TEG structure | Sep 17, 1997 | Issued |
Array
(
[id] => 3908908
[patent_doc_number] => 05898190
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-04-27
[patent_title] => 'P-type electrode structure and a semiconductor light emitting element using the same structure'
[patent_app_type] => 1
[patent_app_number] => 8/933031
[patent_app_country] => US
[patent_app_date] => 1997-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3774
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/898/05898190.pdf
[firstpage_image] =>[orig_patent_app_number] => 933031
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/933031 | P-type electrode structure and a semiconductor light emitting element using the same structure | Sep 17, 1997 | Issued |
Array
(
[id] => 3844858
[patent_doc_number] => 05847419
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-08
[patent_title] => 'Si-SiGe semiconductor device and method of fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/931411
[patent_app_country] => US
[patent_app_date] => 1997-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 39
[patent_no_of_words] => 9442
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/847/05847419.pdf
[firstpage_image] =>[orig_patent_app_number] => 931411
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/931411 | Si-SiGe semiconductor device and method of fabricating the same | Sep 15, 1997 | Issued |
Array
(
[id] => 3953470
[patent_doc_number] => 05977572
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-02
[patent_title] => 'Low offset voltage AlInAs/GaInAs heterostructure-confinement bipolar transistor'
[patent_app_type] => 1
[patent_app_number] => 8/931087
[patent_app_country] => US
[patent_app_date] => 1997-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 1949
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/977/05977572.pdf
[firstpage_image] =>[orig_patent_app_number] => 931087
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/931087 | Low offset voltage AlInAs/GaInAs heterostructure-confinement bipolar transistor | Sep 14, 1997 | Issued |
Array
(
[id] => 3939309
[patent_doc_number] => 05939787
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-17
[patent_title] => 'Semiconductor device having a multi-layer contact structure'
[patent_app_type] => 1
[patent_app_number] => 8/929419
[patent_app_country] => US
[patent_app_date] => 1997-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 10716
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/939/05939787.pdf
[firstpage_image] =>[orig_patent_app_number] => 929419
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/929419 | Semiconductor device having a multi-layer contact structure | Sep 14, 1997 | Issued |
Array
(
[id] => 3874251
[patent_doc_number] => 05838030
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-17
[patent_title] => 'GaInP/GaInAs/GaAs modulation-compositioned channel field-effect transistor'
[patent_app_type] => 1
[patent_app_number] => 8/925863
[patent_app_country] => US
[patent_app_date] => 1997-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1411
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/838/05838030.pdf
[firstpage_image] =>[orig_patent_app_number] => 925863
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/925863 | GaInP/GaInAs/GaAs modulation-compositioned channel field-effect transistor | Sep 8, 1997 | Issued |
Array
(
[id] => 4101202
[patent_doc_number] => 06097036
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Semiconductor logic element and apparatus using thereof'
[patent_app_type] => 1
[patent_app_number] => 8/913189
[patent_app_country] => US
[patent_app_date] => 1997-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 25
[patent_no_of_words] => 7659
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/097/06097036.pdf
[firstpage_image] =>[orig_patent_app_number] => 913189
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/913189 | Semiconductor logic element and apparatus using thereof | Sep 7, 1997 | Issued |
Array
(
[id] => 3938862
[patent_doc_number] => 05939754
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-17
[patent_title] => 'Power MOSFET having a drain heterojunction'
[patent_app_type] => 1
[patent_app_number] => 8/925048
[patent_app_country] => US
[patent_app_date] => 1997-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 5316
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/939/05939754.pdf
[firstpage_image] =>[orig_patent_app_number] => 925048
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/925048 | Power MOSFET having a drain heterojunction | Sep 7, 1997 | Issued |
Array
(
[id] => 4123160
[patent_doc_number] => 06072196
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'semiconductor light emitting devices'
[patent_app_type] => 1
[patent_app_number] => 8/923348
[patent_app_country] => US
[patent_app_date] => 1997-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 11632
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/072/06072196.pdf
[firstpage_image] =>[orig_patent_app_number] => 923348
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/923348 | semiconductor light emitting devices | Sep 3, 1997 | Issued |
Array
(
[id] => 4222065
[patent_doc_number] => 06111275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'Gallium nitride group compound semiconductor light-emitting device and method for fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/923655
[patent_app_country] => US
[patent_app_date] => 1997-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 89
[patent_no_of_words] => 18004
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/111/06111275.pdf
[firstpage_image] =>[orig_patent_app_number] => 923655
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/923655 | Gallium nitride group compound semiconductor light-emitting device and method for fabricating the same | Sep 3, 1997 | Issued |
Array
(
[id] => 4002473
[patent_doc_number] => 05923046
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-13
[patent_title] => 'Quantum dot memory cell'
[patent_app_type] => 1
[patent_app_number] => 8/922377
[patent_app_country] => US
[patent_app_date] => 1997-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 53
[patent_no_of_words] => 8083
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/923/05923046.pdf
[firstpage_image] =>[orig_patent_app_number] => 922377
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/922377 | Quantum dot memory cell | Sep 2, 1997 | Issued |
| 08/920704 | SPIN-POLARIZED ELECTRON EMITTER HAVING SEMICONDUCTOR OPTO-ELECTRONIC LAYER WITH SPLIT VALENCE BAND | Aug 28, 1997 | Abandoned |
Array
(
[id] => 4002941
[patent_doc_number] => 05986325
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Microwave integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 8/917607
[patent_app_country] => US
[patent_app_date] => 1997-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3825
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/986/05986325.pdf
[firstpage_image] =>[orig_patent_app_number] => 917607
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/917607 | Microwave integrated circuit device | Aug 25, 1997 | Issued |
Array
(
[id] => 3943786
[patent_doc_number] => 05973337
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Ball grid device with optically transmissive coating'
[patent_app_type] => 1
[patent_app_number] => 8/917121
[patent_app_country] => US
[patent_app_date] => 1997-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 2361
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/973/05973337.pdf
[firstpage_image] =>[orig_patent_app_number] => 917121
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/917121 | Ball grid device with optically transmissive coating | Aug 24, 1997 | Issued |
Array
(
[id] => 3865528
[patent_doc_number] => 05796127
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-18
[patent_title] => 'High electron mobility transistor'
[patent_app_type] => 1
[patent_app_number] => 8/915791
[patent_app_country] => US
[patent_app_date] => 1997-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 6633
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/796/05796127.pdf
[firstpage_image] =>[orig_patent_app_number] => 915791
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/915791 | High electron mobility transistor | Aug 20, 1997 | Issued |
Array
(
[id] => 4222381
[patent_doc_number] => 06111296
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'MOSFET with plural channels for punch through and threshold voltage control'
[patent_app_type] => 1
[patent_app_number] => 8/910799
[patent_app_country] => US
[patent_app_date] => 1997-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 46
[patent_no_of_words] => 14141
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 21
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/111/06111296.pdf
[firstpage_image] =>[orig_patent_app_number] => 910799
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/910799 | MOSFET with plural channels for punch through and threshold voltage control | Aug 12, 1997 | Issued |
Array
(
[id] => 3972207
[patent_doc_number] => 05886367
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-23
[patent_title] => 'Epitaxial wafer device including an active layer having a two-phase structure and light-emitting device using the wafer'
[patent_app_type] => 1
[patent_app_number] => 8/906935
[patent_app_country] => US
[patent_app_date] => 1997-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6908
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/886/05886367.pdf
[firstpage_image] =>[orig_patent_app_number] => 906935
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/906935 | Epitaxial wafer device including an active layer having a two-phase structure and light-emitting device using the wafer | Aug 5, 1997 | Issued |
Array
(
[id] => 3857960
[patent_doc_number] => 05767583
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-16
[patent_title] => 'Semiconductor chip I/O and power pin arrangement'
[patent_app_type] => 1
[patent_app_number] => 8/906005
[patent_app_country] => US
[patent_app_date] => 1997-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 4369
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/767/05767583.pdf
[firstpage_image] =>[orig_patent_app_number] => 906005
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/906005 | Semiconductor chip I/O and power pin arrangement | Aug 3, 1997 | Issued |
Array
(
[id] => 4009783
[patent_doc_number] => 06005293
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Wire-bonded semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/903434
[patent_app_country] => US
[patent_app_date] => 1997-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4104
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/005/06005293.pdf
[firstpage_image] =>[orig_patent_app_number] => 903434
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/903434 | Wire-bonded semiconductor device | Jul 29, 1997 | Issued |