
John M. Bedtelyon
Examiner (ID: 12876, Phone: (571)270-1290 , Office: P/2874 )
| Most Active Art Unit | 2874 |
| Art Unit(s) | 2874 |
| Total Applications | 1076 |
| Issued Applications | 836 |
| Pending Applications | 66 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18068202
[patent_doc_number] => 20220399290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => DIE PACKAGE HAVING SECURITY FEATURES
[patent_app_type] => utility
[patent_app_number] => 17/345518
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4001
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17345518
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/345518 | Die package having security features | Jun 10, 2021 | Issued |
Array
(
[id] => 18212815
[patent_doc_number] => 20230059079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/599695
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17599695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/599695 | Manufacturing method of semiconductor structure and semiconductor structure | Jun 10, 2021 | Issued |
Array
(
[id] => 18235988
[patent_doc_number] => 11600552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => Semiconductor device having a through silicon via and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/344138
[patent_app_country] => US
[patent_app_date] => 2021-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17344138
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/344138 | Semiconductor device having a through silicon via and methods of manufacturing the same | Jun 9, 2021 | Issued |
Array
(
[id] => 19945527
[patent_doc_number] => 12317678
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Display panel and manufacturing method therefor, and display device
[patent_app_type] => utility
[patent_app_number] => 17/791440
[patent_app_country] => US
[patent_app_date] => 2021-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 5850
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17791440
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/791440 | Display panel and manufacturing method therefor, and display device | Jun 7, 2021 | Issued |
Array
(
[id] => 18137323
[patent_doc_number] => 11563012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Semiconductor structure with capacitor landing pad and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/324114
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4805
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324114
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324114 | Semiconductor structure with capacitor landing pad and method of making the same | May 18, 2021 | Issued |
Array
(
[id] => 17085604
[patent_doc_number] => 20210280611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/322954
[patent_app_country] => US
[patent_app_date] => 2021-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 32425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17322954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/322954 | Display device and manufacturing method thereof | May 17, 2021 | Issued |
Array
(
[id] => 20190010
[patent_doc_number] => 12401138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/924874
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 1112
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17924874
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/924874 | Semiconductor device | May 11, 2021 | Issued |
Array
(
[id] => 17040830
[patent_doc_number] => 20210257466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/313210
[patent_app_country] => US
[patent_app_date] => 2021-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17313210
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/313210 | Semiconductor device | May 5, 2021 | Issued |
Array
(
[id] => 17886540
[patent_doc_number] => 20220302018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => METAL-INSULATOR-METAL (MIM) CAPACITOR AND THIN-FILM RESISTOR (TFR) FORMED IN AN INTEGRATED CIRCUIT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/308270
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6378
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308270 | Metal-insulator-metal (MIM) capacitor and thin-film resistor (TFR) formed in an integrated circuit structure | May 4, 2021 | Issued |
Array
(
[id] => 17217782
[patent_doc_number] => 20210351120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => POWER MODULE
[patent_app_type] => utility
[patent_app_number] => 17/244619
[patent_app_country] => US
[patent_app_date] => 2021-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17244619
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/244619 | POWER MODULE | Apr 28, 2021 | Abandoned |
Array
(
[id] => 18712780
[patent_doc_number] => 20230335413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/043775
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18043775
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/043775 | SEMICONDUCTOR DEVICE | Apr 27, 2021 | Abandoned |
Array
(
[id] => 17011057
[patent_doc_number] => 20210242218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/237648
[patent_app_country] => US
[patent_app_date] => 2021-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17237648
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/237648 | Semiconductor device | Apr 21, 2021 | Issued |
Array
(
[id] => 19376658
[patent_doc_number] => 12068238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Back-end-of-line (BEOL) high resistance (Hi-R) conductor layer in a metal oxide metal (MOM) capacitor
[patent_app_type] => utility
[patent_app_number] => 17/234166
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7941
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234166
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234166 | Back-end-of-line (BEOL) high resistance (Hi-R) conductor layer in a metal oxide metal (MOM) capacitor | Apr 18, 2021 | Issued |
Array
(
[id] => 16995407
[patent_doc_number] => 20210233827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => SEMICONDUCTOR PACKAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/232495
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13587
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232495 | Semiconductor package system | Apr 15, 2021 | Issued |
Array
(
[id] => 16995391
[patent_doc_number] => 20210233811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => METHOD FOR FORMING AN ELECTRICAL CONTACT BETWEEN A SEMICONDUCTOR FILM AND A BULK HANDLE WAFER, AND RESULTING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/228164
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4127
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17228164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/228164 | Method for forming an electrical contact between a semiconductor film and a bulk handle wafer, and resulting structure | Apr 11, 2021 | Issued |
Array
(
[id] => 17277919
[patent_doc_number] => 20210384117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => SEMICONDUCTOR DEVICE WITH CAPACITOR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/226330
[patent_app_country] => US
[patent_app_date] => 2021-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17226330
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/226330 | Semiconductor device with capacitor element | Apr 8, 2021 | Issued |
Array
(
[id] => 16981613
[patent_doc_number] => 20210225850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => LANDING PAD STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/225113
[patent_app_country] => US
[patent_app_date] => 2021-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225113
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225113 | Landing pad structure | Apr 7, 2021 | Issued |
Array
(
[id] => 19260933
[patent_doc_number] => 12020998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Semiconductor structure and package structure having multi-dies thereof
[patent_app_type] => utility
[patent_app_number] => 17/218328
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10812
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17218328
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/218328 | Semiconductor structure and package structure having multi-dies thereof | Mar 30, 2021 | Issued |
Array
(
[id] => 16981461
[patent_doc_number] => 20210225698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => DIELECTRIC HELMET-BASED APPROACHES FOR BACK END OF LINE (BEOL) INTERCONNECT FABRICATION AND STRUCTURES RESULTING THEREFROM
[patent_app_type] => utility
[patent_app_number] => 17/218080
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17218080
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/218080 | Dielectric helmet-based approaches for back end of line (BEOL) interconnect fabrication and structures resulting therefrom | Mar 29, 2021 | Issued |
Array
(
[id] => 16966253
[patent_doc_number] => 20210217752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/216488
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216488
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216488 | Semiconductor device and manufacturing method thereof | Mar 28, 2021 | Issued |