
John M. Bedtelyon
Examiner (ID: 12876, Phone: (571)270-1290 , Office: P/2874 )
| Most Active Art Unit | 2874 |
| Art Unit(s) | 2874 |
| Total Applications | 1076 |
| Issued Applications | 836 |
| Pending Applications | 66 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17607100
[patent_doc_number] => 11335592
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Contact resistance between via and conductive line
[patent_app_type] => utility
[patent_app_number] => 16/573719
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5327
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573719 | Contact resistance between via and conductive line | Sep 16, 2019 | Issued |
Array
(
[id] => 15776293
[patent_doc_number] => 20200119164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => Tuning Threshold Voltage in Field-Effect Transistors
[patent_app_type] => utility
[patent_app_number] => 16/573733
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7683
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573733
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573733 | Tuning threshold voltage in field-effect transistors | Sep 16, 2019 | Issued |
Array
(
[id] => 17424315
[patent_doc_number] => 11257776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Semiconductor package structure and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/573672
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 5628
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573672
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573672 | Semiconductor package structure and method for manufacturing the same | Sep 16, 2019 | Issued |
Array
(
[id] => 16163313
[patent_doc_number] => 20200219889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => LANDING PAD STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/554643
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3818
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554643
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554643 | Landing pad structure and method of manufacturing the same | Aug 28, 2019 | Issued |
Array
(
[id] => 15598137
[patent_doc_number] => 20200075603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/554964
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554964
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554964 | Semiconductor device and fabrication method thereof | Aug 28, 2019 | Issued |
Array
(
[id] => 15184979
[patent_doc_number] => 20190363081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => SELF-HEATING TEST STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/535778
[patent_app_country] => US
[patent_app_date] => 2019-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16535778
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/535778 | Self-heating test structure | Aug 7, 2019 | Issued |
Array
(
[id] => 16624891
[patent_doc_number] => 20210043544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => THERMAL MANAGEMENT IN INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 16/533152
[patent_app_country] => US
[patent_app_date] => 2019-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16533152
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/533152 | Thermal management in integrated circuit packages | Aug 5, 2019 | Issued |
Array
(
[id] => 17130689
[patent_doc_number] => 20210305458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/268106
[patent_app_country] => US
[patent_app_date] => 2019-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17268106
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/268106 | Semiconductor device | Aug 5, 2019 | Issued |
Array
(
[id] => 17032778
[patent_doc_number] => 11094596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/527721
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 8340
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16527721
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/527721 | Semiconductor structure | Jul 30, 2019 | Issued |
Array
(
[id] => 15123723
[patent_doc_number] => 20190348495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => METAL-INSULATOR-METAL CAPACITOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/506292
[patent_app_country] => US
[patent_app_date] => 2019-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16506292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/506292 | Metal-insulator-metal capacitor structure | Jul 8, 2019 | Issued |
Array
(
[id] => 16746687
[patent_doc_number] => 10971692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Quantum dot light-emitting layer, quantum dot light-emitting device and preparing methods therefor
[patent_app_type] => utility
[patent_app_number] => 16/504439
[patent_app_country] => US
[patent_app_date] => 2019-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5026
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16504439
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/504439 | Quantum dot light-emitting layer, quantum dot light-emitting device and preparing methods therefor | Jul 7, 2019 | Issued |
Array
(
[id] => 15332759
[patent_doc_number] => 20200006709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/455363
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455363
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455363 | Organic light emitting diode display device | Jun 26, 2019 | Issued |
Array
(
[id] => 16707638
[patent_doc_number] => 10957582
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Self aligned via and pillar cut for at least a self aligned double pitch
[patent_app_type] => utility
[patent_app_number] => 16/451278
[patent_app_country] => US
[patent_app_date] => 2019-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 7572
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16451278
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/451278 | Self aligned via and pillar cut for at least a self aligned double pitch | Jun 24, 2019 | Issued |
Array
(
[id] => 16707637
[patent_doc_number] => 10957581
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Self aligned via and pillar cut for at least a self aligned double pitch
[patent_app_type] => utility
[patent_app_number] => 16/451269
[patent_app_country] => US
[patent_app_date] => 2019-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 7561
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16451269
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/451269 | Self aligned via and pillar cut for at least a self aligned double pitch | Jun 24, 2019 | Issued |
Array
(
[id] => 17076512
[patent_doc_number] => 11112910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Sensor including first optical member with reflection property and second optical member with absorption property capable of absorbing light reflected by first optical member and electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 16/448361
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 10858
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448361
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448361 | Sensor including first optical member with reflection property and second optical member with absorption property capable of absorbing light reflected by first optical member and electronic device including the same | Jun 20, 2019 | Issued |
Array
(
[id] => 16529062
[patent_doc_number] => 20200403143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => Minimal Thickness, Low Switching Voltage Magnetic Free Layers Using an Oxidation Control Layer and Magnetic Moment Tuning Layer for Spintronic Applications
[patent_app_type] => utility
[patent_app_number] => 16/448362
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -49
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448362 | Minimal thickness, low switching voltage magnetic free layers using an oxidation control layer and magnetic moment tuning layer for spintronic applications | Jun 20, 2019 | Issued |
Array
(
[id] => 16529068
[patent_doc_number] => 20200403149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => Magnetic Element with Perpendicular Magnetic Anisotropy (PMA) and Improved Coercivity Field (Hc)/Switching Current Ratio
[patent_app_type] => utility
[patent_app_number] => 16/448348
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7629
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448348
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448348 | Magnetic element with perpendicular magnetic anisotropy (PMA) and improved coercivity field (Hc)/switching current ratio | Jun 20, 2019 | Issued |
Array
(
[id] => 16551151
[patent_doc_number] => 10884307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Electro-optical device and electronic apparatus
[patent_app_type] => utility
[patent_app_number] => 16/448329
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7437
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448329
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448329 | Electro-optical device and electronic apparatus | Jun 20, 2019 | Issued |
Array
(
[id] => 16553196
[patent_doc_number] => 10886363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Metal-insulator-metal capacitor structure
[patent_app_type] => utility
[patent_app_number] => 16/441076
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4334
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441076 | Metal-insulator-metal capacitor structure | Jun 13, 2019 | Issued |
Array
(
[id] => 14875269
[patent_doc_number] => 20190287876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => THREE-DIMENSIONAL PACKAGING STRUCTURE AND PACKAGING METHOD OF POWER DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/430599
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6599
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430599
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430599 | Three-dimensional packaging structure and packaging method of power devices | Jun 3, 2019 | Issued |