John M. Lindlof

Array ( [id] => 5560219 [patent_doc_number] => 20090271796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'INFORMATION PROCESSING SYSTEM AND TASK EXECUTION CONTROL METHOD' [patent_app_type] => utility [patent_app_number] => 12/425112 [patent_app_country] => US [patent_app_date] => 2009-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5523 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20090271796.pdf [firstpage_image] =>[orig_patent_app_number] => 12425112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5459860 [patent_doc_number] => 20090260012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'Workload Scheduling' [patent_app_type] => utility [patent_app_number] => 12/423389 [patent_app_country] => US [patent_app_date] => 2009-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3455 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20090260012.pdf [firstpage_image] =>[orig_patent_app_number] => 12423389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5459865 [patent_doc_number] => 20090260017 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'WORKFLOW EXECUTION DEVICE AND WORKFLOW EXECUTION METHOD' [patent_app_type] => utility [patent_app_number] => 12/423705 [patent_app_country] => US [patent_app_date] => 2009-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 18074 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20090260017.pdf [firstpage_image] =>[orig_patent_app_number] => 12423705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6535655 [patent_doc_number] => 20100262975 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'AUTOMATED WORKLOAD SELECTION' [patent_app_type] => utility [patent_app_number] => 12/422701 [patent_app_country] => US [patent_app_date] => 2009-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7740 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20100262975.pdf [firstpage_image] =>[orig_patent_app_number] => 12422701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381397 [patent_doc_number] => 20090193236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'CONDITIONAL MEMORY ORDERING' [patent_app_type] => utility [patent_app_number] => 12/419130 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2576 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193236.pdf [firstpage_image] =>[orig_patent_app_number] => 12419130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6652543 [patent_doc_number] => 20100229169 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'Methods and Systems for Merging Virtualization Sublayers' [patent_app_type] => utility [patent_app_number] => 12/396969 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11193 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0229/20100229169.pdf [firstpage_image] =>[orig_patent_app_number] => 12396969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5475966 [patent_doc_number] => 20090249132 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'Data Processing Apparatus and Method of Verifying Programs' [patent_app_type] => utility [patent_app_number] => 12/397127 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3845 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20090249132.pdf [firstpage_image] =>[orig_patent_app_number] => 12397127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5387648 [patent_doc_number] => 20090228893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-10 [patent_title] => 'Dynamic Heat and Power Optimization of Resource Pools' [patent_app_type] => utility [patent_app_number] => 12/396630 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4400 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20090228893.pdf [firstpage_image] =>[orig_patent_app_number] => 12396630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6563858 [patent_doc_number] => 20100223419 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'COPY CIRCUMVENTION IN A VIRTUAL NETWORK ENVIRONMENT' [patent_app_type] => utility [patent_app_number] => 12/396257 [patent_app_country] => US [patent_app_date] => 2009-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4433 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20100223419.pdf [firstpage_image] =>[orig_patent_app_number] => 12396257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6087993 [patent_doc_number] => 20110145554 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'DATA PROCESSING DEVICE WITH ADJUSTABLE PERFORMANCE LEVEL AND METHOD OF OPERATING SUCH DEVICE' [patent_app_type] => utility [patent_app_number] => 12/735905 [patent_app_country] => US [patent_app_date] => 2009-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4675 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20110145554.pdf [firstpage_image] =>[orig_patent_app_number] => 12735905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5565828 [patent_doc_number] => 20090138681 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'SYNCHRONIZATION OF PARALLEL PROCESSES' [patent_app_type] => utility [patent_app_number] => 12/360310 [patent_app_country] => US [patent_app_date] => 2009-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3789 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20090138681.pdf [firstpage_image] =>[orig_patent_app_number] => 12360310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7575427 [patent_doc_number] => 20110271083 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'MICROPROCESSOR ARCHITECTURE AND METHOD OF INSTRUCTION DECODING' [patent_app_type] => utility [patent_app_number] => 13/142431 [patent_app_country] => US [patent_app_date] => 2009-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3616 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20110271083.pdf [firstpage_image] =>[orig_patent_app_number] => 13142431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6492021 [patent_doc_number] => 20100042864 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-18 [patent_title] => 'SYSTEM AND METHOD FOR MANAGING APPLICATION' [patent_app_type] => utility [patent_app_number] => 12/346840 [patent_app_country] => US [patent_app_date] => 2008-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1553 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20100042864.pdf [firstpage_image] =>[orig_patent_app_number] => 12346840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6446484 [patent_doc_number] => 20100169673 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'Efficient remapping engine utilization' [patent_app_type] => utility [patent_app_number] => 12/319060 [patent_app_country] => US [patent_app_date] => 2008-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3740 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20100169673.pdf [firstpage_image] =>[orig_patent_app_number] => 12319060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5356567 [patent_doc_number] => 20090187911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'Computer device with reserved memory for priority applications' [patent_app_type] => utility [patent_app_number] => 12/319024 [patent_app_country] => US [patent_app_date] => 2008-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3662 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20090187911.pdf [firstpage_image] =>[orig_patent_app_number] => 12319024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5305980 [patent_doc_number] => 20090300632 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'WORK REQUEST CONTROL SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/346092 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 11420 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0300/20090300632.pdf [firstpage_image] =>[orig_patent_app_number] => 12346092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6450425 [patent_doc_number] => 20100169892 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'Processing Acceleration on Multi-Core Processor Platforms' [patent_app_type] => utility [patent_app_number] => 12/344882 [patent_app_country] => US [patent_app_date] => 2008-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3191 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20100169892.pdf [firstpage_image] =>[orig_patent_app_number] => 12344882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10901716 [patent_doc_number] => 08924962 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-30 [patent_title] => 'Method and computer system for sharing graphics card among multiple operation systems' [patent_app_type] => utility [patent_app_number] => 12/343768 [patent_app_country] => US [patent_app_date] => 2008-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3820 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12343768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13948485 [patent_doc_number] => 10210018 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-02-19 [patent_title] => Optimizing quiescence in a software transactional memory (STM) system [patent_app_type] => utility [patent_app_number] => 12/344144 [patent_app_country] => US [patent_app_date] => 2008-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 10219 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12344144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5957183 [patent_doc_number] => 20110035745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'RISC PROCESSOR APPARATUS AND METHOD FOR SUPPORTING X86 VIRTUAL MACHINE' [patent_app_type] => utility [patent_app_number] => 12/922949 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 28067 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20110035745.pdf [firstpage_image] =>[orig_patent_app_number] => 12922949 [rel_patent_id] =>[rel_patent_doc_number] =>)