John M. Lindlof

Array ( [id] => 6331377 [patent_doc_number] => 20100115251 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR OPTIMIZING RUNTIME BRANCH SELECTION IN A FLOW PROCESS' [patent_app_type] => utility [patent_app_number] => 12/264385 [patent_app_country] => US [patent_app_date] => 2008-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2977 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20100115251.pdf [firstpage_image] =>[orig_patent_app_number] => 12264385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5491832 [patent_doc_number] => 20090292903 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-26 [patent_title] => 'MICROPROCESSOR PROVIDING ISOLATED TIMERS AND COUNTERS FOR EXECUTION OF SECURE CODE' [patent_app_type] => utility [patent_app_number] => 12/263206 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16524 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20090292903.pdf [firstpage_image] =>[orig_patent_app_number] => 12263206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5491833 [patent_doc_number] => 20090292904 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-26 [patent_title] => 'APPARATUS AND METHOD FOR DISABLING A MICROPROCESSOR THAT PROVIDES FOR A SECURE EXECUTION MODE' [patent_app_type] => utility [patent_app_number] => 12/263244 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16598 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20090292904.pdf [firstpage_image] =>[orig_patent_app_number] => 12263244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6331283 [patent_doc_number] => 20100115236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'HIERARCHICAL SHARED SEMAPHORE REGISTERS' [patent_app_type] => utility [patent_app_number] => 12/263305 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3094 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20100115236.pdf [firstpage_image] =>[orig_patent_app_number] => 12263305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9257743 [patent_doc_number] => 08621184 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-12-31 [patent_title] => 'Effective scheduling of producer-consumer processes in a multi-processor system' [patent_app_type] => utility [patent_app_number] => 12/262338 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8265 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12262338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6331280 [patent_doc_number] => 20100115234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'CONFIGURABLE VECTOR LENGTH COMPUTER PROCESSOR' [patent_app_type] => utility [patent_app_number] => 12/263302 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2114 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20100115234.pdf [firstpage_image] =>[orig_patent_app_number] => 12263302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4530440 [patent_doc_number] => 07913070 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-22 [patent_title] => 'Time-of-life counter for handling instruction flushes from a queue' [patent_app_type] => utility [patent_app_number] => 12/250285 [patent_app_country] => US [patent_app_date] => 2008-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5660 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/913/07913070.pdf [firstpage_image] =>[orig_patent_app_number] => 12250285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8763468 [patent_doc_number] => 08424007 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-04-16 [patent_title] => 'Prioritizing tasks from virtual machines' [patent_app_type] => utility [patent_app_number] => 12/242685 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9964 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12242685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4793911 [patent_doc_number] => 20080294885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'Method to Detect a Stalled Instruction Stream and Serialize Micro-Operation Execution' [patent_app_type] => utility [patent_app_number] => 12/187279 [patent_app_country] => US [patent_app_date] => 2008-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5733 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20080294885.pdf [firstpage_image] =>[orig_patent_app_number] => 12187279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854534 [patent_doc_number] => 20080320277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'Thread Optimized Multiprocessor Architecture' [patent_app_type] => utility [patent_app_number] => 12/147332 [patent_app_country] => US [patent_app_date] => 2008-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 14579 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320277.pdf [firstpage_image] =>[orig_patent_app_number] => 12147332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8623242 [patent_doc_number] => 08356163 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-15 [patent_title] => 'SIMD microprocessor and method for controlling variable sized image data processing' [patent_app_type] => utility [patent_app_number] => 12/144829 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 8529 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12144829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5339167 [patent_doc_number] => 20090055631 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'Method And Apparatus For Register Renaming Using Multiple Physical Register Files And Avoiding Associative Search' [patent_app_type] => utility [patent_app_number] => 12/128757 [patent_app_country] => US [patent_app_date] => 2008-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4443 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20090055631.pdf [firstpage_image] =>[orig_patent_app_number] => 12128757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8355000 [patent_doc_number] => 08250345 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Structure for multi-threaded processing' [patent_app_type] => utility [patent_app_number] => 12/110406 [patent_app_country] => US [patent_app_date] => 2008-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4242 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12110406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4888991 [patent_doc_number] => 20080263323 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-23 [patent_title] => 'Reconfigurable Computing Architectures: Dynamic and Steering Vector Methods' [patent_app_type] => utility [patent_app_number] => 12/102621 [patent_app_country] => US [patent_app_date] => 2008-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 19914 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20080263323.pdf [firstpage_image] =>[orig_patent_app_number] => 12102621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5476164 [patent_doc_number] => 20090249330 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'METHOD AND APPARATUS FOR HYPERVISOR SECURITY CODE' [patent_app_type] => utility [patent_app_number] => 12/058907 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6537 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20090249330.pdf [firstpage_image] =>[orig_patent_app_number] => 12058907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8775686 [patent_doc_number] => 08429662 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-23 [patent_title] => 'Passing initiative in a multitasking multiprocessor environment' [patent_app_type] => utility [patent_app_number] => 12/058054 [patent_app_country] => US [patent_app_date] => 2008-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4103 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12058054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4723164 [patent_doc_number] => 20080244592 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'MULTITASK PROCESSING DEVICE AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/055860 [patent_app_country] => US [patent_app_date] => 2008-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 15574 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20080244592.pdf [firstpage_image] =>[orig_patent_app_number] => 12055860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4723198 [patent_doc_number] => 20080244608 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Multiprocessor system and access protection method conducted in multiprocessor system' [patent_app_type] => utility [patent_app_number] => 12/076941 [patent_app_country] => US [patent_app_date] => 2008-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5781 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20080244608.pdf [firstpage_image] =>[orig_patent_app_number] => 12076941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5476163 [patent_doc_number] => 20090249329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'LIMITED SERVICE LIFE THROUGH VIRTUALIZED SERVICE IMAGES' [patent_app_type] => utility [patent_app_number] => 12/054664 [patent_app_country] => US [patent_app_date] => 2008-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4649 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20090249329.pdf [firstpage_image] =>[orig_patent_app_number] => 12054664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5405615 [patent_doc_number] => 20090240930 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'Executing An Application On A Parallel Computer' [patent_app_type] => utility [patent_app_number] => 12/053685 [patent_app_country] => US [patent_app_date] => 2008-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 14708 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0240/20090240930.pdf [firstpage_image] =>[orig_patent_app_number] => 12053685 [rel_patent_id] =>[rel_patent_doc_number] =>)