
John M. Parker
Examiner (ID: 7067, Phone: (571)272-8794 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2823, 2899 |
| Total Applications | 1212 |
| Issued Applications | 1046 |
| Pending Applications | 88 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20469552
[patent_doc_number] => 12525595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 19/186013
[patent_app_country] => US
[patent_app_date] => 2025-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11748
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19186013
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/186013 | Electrical bridge package with integrated off-bridge photonic channel interface | Apr 21, 2025 | Issued |
Array
(
[id] => 20111512
[patent_doc_number] => 12362248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Method for manufacturing semiconductor device, semiconductor device, and semiconductor member
[patent_app_type] => utility
[patent_app_number] => 18/873329
[patent_app_country] => US
[patent_app_date] => 2024-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6963
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18873329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/873329 | Method for manufacturing semiconductor device, semiconductor device, and semiconductor member | Jul 24, 2024 | Issued |
Array
(
[id] => 19467959
[patent_doc_number] => 20240321629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => USING A LINER LAYER TO ENLARGE PROCESS WINDOW FOR A CONTACT VIA
[patent_app_type] => utility
[patent_app_number] => 18/679546
[patent_app_country] => US
[patent_app_date] => 2024-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679546 | USING A LINER LAYER TO ENLARGE PROCESS WINDOW FOR A CONTACT VIA | May 30, 2024 | Pending |
Array
(
[id] => 19452768
[patent_doc_number] => 20240312898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => CHIP-ON-WAFER STRUCTURE WITH CHIPLET INTERPOSER
[patent_app_type] => utility
[patent_app_number] => 18/672546
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672546 | CHIP-ON-WAFER STRUCTURE WITH CHIPLET INTERPOSER | May 22, 2024 | Pending |
Array
(
[id] => 19436160
[patent_doc_number] => 20240304658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => RING STRUCTURE FOR FILM RESISTOR
[patent_app_type] => utility
[patent_app_number] => 18/664402
[patent_app_country] => US
[patent_app_date] => 2024-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664402
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/664402 | RING STRUCTURE FOR FILM RESISTOR | May 14, 2024 | Pending |
Array
(
[id] => 19392753
[patent_doc_number] => 20240282623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE HAVING AIR GAP
[patent_app_type] => utility
[patent_app_number] => 18/649541
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649541 | SEMICONDUCTOR DEVICE STRUCTURE HAVING AIR GAP | Apr 28, 2024 | Pending |
Array
(
[id] => 19436043
[patent_doc_number] => 20240304541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => BARRIER & AIR-GAP SCHEME FOR HIGH PERFORMANCE INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 18/648884
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648884
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648884 | BARRIER & AIR-GAP SCHEME FOR HIGH PERFORMANCE INTERCONNECTS | Apr 28, 2024 | Pending |
Array
(
[id] => 19323270
[patent_doc_number] => 20240244818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => METHOD OF FABRICATING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/619149
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6891
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619149 | METHOD OF FABRICATING SEMICONDUCTOR DEVICE | Mar 26, 2024 | Pending |
Array
(
[id] => 19364427
[patent_doc_number] => 20240266461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => AUTOMATED ASSEMBLY AND MOUNTING OF SOLAR CELLS ON PANELS
[patent_app_type] => utility
[patent_app_number] => 18/616961
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18616961
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/616961 | AUTOMATED ASSEMBLY AND MOUNTING OF SOLAR CELLS ON PANELS | Mar 25, 2024 | Pending |
Array
(
[id] => 19515683
[patent_doc_number] => 20240347369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => DISSOLVING ADHESIVE BASE STRUCTURE TO RELEASE ELECTRONIC COMPONENT
[patent_app_type] => utility
[patent_app_number] => 18/605019
[patent_app_country] => US
[patent_app_date] => 2024-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18605019
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/605019 | DISSOLVING ADHESIVE BASE STRUCTURE TO RELEASE ELECTRONIC COMPONENT | Mar 13, 2024 | Pending |
Array
(
[id] => 19191490
[patent_doc_number] => 20240170403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING AIR GAPS AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/430017
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430017
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430017 | SEMICONDUCTOR STRUCTURE HAVING AIR GAPS AND METHOD FOR MANUFACTURING THE SAME | Jan 31, 2024 | Pending |
Array
(
[id] => 19176110
[patent_doc_number] => 20240162084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING AIR GAPS AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/424246
[patent_app_country] => US
[patent_app_date] => 2024-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8214
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18424246
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/424246 | SEMICONDUCTOR STRUCTURE HAVING AIR GAPS AND METHOD FOR MANUFACTURING THE SAME | Jan 25, 2024 | Pending |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19146350
[patent_doc_number] => 20240145380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => BARRIER STRUCTURE ON INTERCONNECT WIRE TO INCREASE PROCESSING WINDOW FOR OVERLYING VIA
[patent_app_type] => utility
[patent_app_number] => 18/405117
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9829
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405117
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405117 | BARRIER STRUCTURE ON INTERCONNECT WIRE TO INCREASE PROCESSING WINDOW FOR OVERLYING VIA | Jan 4, 2024 | Pending |
Array
(
[id] => 19176128
[patent_doc_number] => 20240162102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => BONDED STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/545120
[patent_app_country] => US
[patent_app_date] => 2023-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18545120
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/545120 | BONDED STRUCTURES | Dec 18, 2023 | Pending |
Array
(
[id] => 19101017
[patent_doc_number] => 20240120245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => BONDED STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/545136
[patent_app_country] => US
[patent_app_date] => 2023-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18545136
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/545136 | BONDED STRUCTURES | Dec 18, 2023 | Pending |
Array
(
[id] => 19515794
[patent_doc_number] => 20240347480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => PHYSICAL UNCLONABLE FUNCTIONS WITH COPPER-SILICON OXIDE PROGRAMMABLE METALLIZATION CELLS
[patent_app_type] => utility
[patent_app_number] => 18/518196
[patent_app_country] => US
[patent_app_date] => 2023-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518196
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/518196 | PHYSICAL UNCLONABLE FUNCTIONS WITH COPPER-SILICON OXIDE PROGRAMMABLE METALLIZATION CELLS | Nov 21, 2023 | Pending |