
John M. Parker
Examiner (ID: 18797, Phone: (571)272-8794 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2823, 2899 |
| Total Applications | 1172 |
| Issued Applications | 1021 |
| Pending Applications | 88 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20469552
[patent_doc_number] => 12525595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 19/186013
[patent_app_country] => US
[patent_app_date] => 2025-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11748
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19186013
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/186013 | ELECTRICAL BRIDGE PACKAGE WITH INTEGRATED OFF-BRIDGE PHOTONIC CHANNEL INTERFACE | Apr 21, 2025 | Pending |
Array
(
[id] => 20111512
[patent_doc_number] => 12362248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Method for manufacturing semiconductor device, semiconductor device, and semiconductor member
[patent_app_type] => utility
[patent_app_number] => 18/873329
[patent_app_country] => US
[patent_app_date] => 2024-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6963
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18873329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/873329 | Method for manufacturing semiconductor device, semiconductor device, and semiconductor member | Jul 24, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19552904
[patent_doc_number] => 12136617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Electrical bridge package with integrated off-bridge photonic channel interface
[patent_app_type] => utility
[patent_app_number] => 18/407408
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17237
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407408 | Electrical bridge package with integrated off-bridge photonic channel interface | Jan 7, 2024 | Issued |
Array
(
[id] => 19414853
[patent_doc_number] => 12080690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Micro assembled LED displays and lighting elements
[patent_app_type] => utility
[patent_app_number] => 18/507597
[patent_app_country] => US
[patent_app_date] => 2023-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 63
[patent_figures_cnt] => 77
[patent_no_of_words] => 32968
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18507597
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/507597 | Micro assembled LED displays and lighting elements | Nov 12, 2023 | Issued |
Array
(
[id] => 18945742
[patent_doc_number] => 20240040881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/485884
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18485884
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/485884 | Display panel and display device | Oct 11, 2023 | Issued |
Array
(
[id] => 19906625
[patent_doc_number] => 12283644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Textured optoelectronic devices and associated methods of manufacture
[patent_app_type] => utility
[patent_app_number] => 18/359795
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359795 | Textured optoelectronic devices and associated methods of manufacture | Jul 25, 2023 | Issued |
Array
(
[id] => 19765901
[patent_doc_number] => 12224202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Forming an oxide volume within a fin
[patent_app_type] => utility
[patent_app_number] => 18/356780
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 29
[patent_no_of_words] => 9057
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356780
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356780 | Forming an oxide volume within a fin | Jul 20, 2023 | Issued |
Array
(
[id] => 18757561
[patent_doc_number] => 20230361024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => VIA LANDING ON FIRST AND SECOND BARRIER LAYERS TO REDUCE CLEANING TIME OF CONDUCTIVE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/353997
[patent_app_country] => US
[patent_app_date] => 2023-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353997
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353997 | Via landing on first and second barrier layers to reduce cleaning time of conductive structure | Jul 17, 2023 | Issued |
Array
(
[id] => 18757577
[patent_doc_number] => 20230361040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => RUTHENIUM OXIDE FILM AND RUTHENIUM LINER FOR LOW-RESISTANCE COPPER INTERCONNECTS IN A DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/352299
[patent_app_country] => US
[patent_app_date] => 2023-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18352299
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/352299 | RUTHENIUM OXIDE FILM AND RUTHENIUM LINER FOR LOW-RESISTANCE COPPER INTERCONNECTS IN A DEVICE | Jul 13, 2023 | Pending |
Array
(
[id] => 18774372
[patent_doc_number] => 20230369203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD FOR PREPARING SEMICONDUCTOR DEVICE WITH COMPOSITE PASSIVATION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/221531
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18221531
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/221531 | Method for preparing semiconductor device with composite passivation structure | Jul 12, 2023 | Issued |
Array
(
[id] => 18757584
[patent_doc_number] => 20230361047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/351946
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351946
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351946 | Semiconductor device and method of manufacturing semiconductor device | Jul 12, 2023 | Issued |
Array
(
[id] => 20118379
[patent_doc_number] => 12368097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Contact structures for reducing electrical shorts and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/333715
[patent_app_country] => US
[patent_app_date] => 2023-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 3499
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333715 | Contact structures for reducing electrical shorts and methods of forming the same | Jun 12, 2023 | Issued |
Array
(
[id] => 18679855
[patent_doc_number] => 20230317513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => FULLY ALIGNED VIA INTEGRATION WITH SELECTIVE CATALYZED VAPOR PHASE GROWN MATERIALS
[patent_app_type] => utility
[patent_app_number] => 18/332149
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332149 | FULLY ALIGNED VIA INTEGRATION WITH SELECTIVE CATALYZED VAPOR PHASE GROWN MATERIALS | Jun 8, 2023 | Pending |
Array
(
[id] => 18679998
[patent_doc_number] => 20230317656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/328789
[patent_app_country] => US
[patent_app_date] => 2023-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18328789
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/328789 | Semiconductor device | Jun 4, 2023 | Issued |
Array
(
[id] => 18661352
[patent_doc_number] => 20230307366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => REDISTRIBUTION LAYER FEATURES
[patent_app_type] => utility
[patent_app_number] => 18/328916
[patent_app_country] => US
[patent_app_date] => 2023-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18328916
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/328916 | Redistribution layer features | Jun 4, 2023 | Issued |
Array
(
[id] => 20360137
[patent_doc_number] => 12476142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/202924
[patent_app_country] => US
[patent_app_date] => 2023-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 1228
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202924
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202924 | Semiconductor device structure and methods of forming the same | May 27, 2023 | Issued |
Array
(
[id] => 20360137
[patent_doc_number] => 12476142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/202924
[patent_app_country] => US
[patent_app_date] => 2023-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 1228
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202924
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202924 | Semiconductor device structure and methods of forming the same | May 27, 2023 | Issued |