
John M. Parker
Examiner (ID: 11130, Phone: (571)272-8794 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2899, 2823, 2816 |
| Total Applications | 1173 |
| Issued Applications | 1023 |
| Pending Applications | 77 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18608126
[patent_doc_number] => 11749604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Ruthenium oxide film and ruthenium liner for low-resistance copper interconnects in a device
[patent_app_type] => utility
[patent_app_number] => 17/248595
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 13836
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17248595
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/248595 | Ruthenium oxide film and ruthenium liner for low-resistance copper interconnects in a device | Jan 28, 2021 | Issued |
Array
(
[id] => 18528643
[patent_doc_number] => 11715644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Method for packaging integrated circuit chip
[patent_app_type] => utility
[patent_app_number] => 17/248374
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1682
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17248374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/248374 | Method for packaging integrated circuit chip | Jan 21, 2021 | Issued |
Array
(
[id] => 17752734
[patent_doc_number] => 20220230939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => THROUGH-SUBSTRATE VIA FORMATION TO ENLARGE ELECTROCHEMICAL PLATING WINDOW
[patent_app_type] => utility
[patent_app_number] => 17/150048
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17150048
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/150048 | Through-substrate via formation to enlarge electrochemical plating window | Jan 14, 2021 | Issued |
Array
(
[id] => 17738073
[patent_doc_number] => 20220223535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH MANGANESE-CONTAINING INTERCONNECT STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/148041
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7079
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17148041
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/148041 | Semiconductor device structure with manganese-containing interconnect structure and method for forming the same | Jan 12, 2021 | Issued |
Array
(
[id] => 18402164
[patent_doc_number] => 11664312
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Semiconductor device and semiconductor package including the same
[patent_app_type] => utility
[patent_app_number] => 17/147661
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 7041
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17147661
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/147661 | Semiconductor device and semiconductor package including the same | Jan 12, 2021 | Issued |
Array
(
[id] => 17723447
[patent_doc_number] => 20220216169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/142143
[patent_app_country] => US
[patent_app_date] => 2021-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17142143
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/142143 | Semiconductor device and manufacturing method of the same | Jan 4, 2021 | Issued |
Array
(
[id] => 16812446
[patent_doc_number] => 20210135001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/140786
[patent_app_country] => US
[patent_app_date] => 2021-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17140786
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/140786 | Semiconductor device | Jan 3, 2021 | Issued |
Array
(
[id] => 17485957
[patent_doc_number] => 20220093461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => TSV Structure and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/139030
[patent_app_country] => US
[patent_app_date] => 2020-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7079
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17139030
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/139030 | TSV structure and method forming same | Dec 30, 2020 | Issued |
Array
(
[id] => 17203567
[patent_doc_number] => 20210343662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/138150
[patent_app_country] => US
[patent_app_date] => 2020-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17138150
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/138150 | Integrated circuit | Dec 29, 2020 | Issued |
Array
(
[id] => 16850512
[patent_doc_number] => 20210151257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => DIELECTRIC POWDER AND MULTILAYER CAPACITOR USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/133828
[patent_app_country] => US
[patent_app_date] => 2020-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133828
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133828 | Dielectric powder and multilayer capacitor using the same | Dec 23, 2020 | Issued |
Array
(
[id] => 17448286
[patent_doc_number] => 20220068791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/123664
[patent_app_country] => US
[patent_app_date] => 2020-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17123664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/123664 | Semiconductor device and manufacturing method thereof | Dec 15, 2020 | Issued |
Array
(
[id] => 18131295
[patent_doc_number] => 11557512
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-17
[patent_title] => Wet cleaning with tunable metal recess for via plugs
[patent_app_type] => utility
[patent_app_number] => 17/120668
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6086
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17120668
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/120668 | Wet cleaning with tunable metal recess for via plugs | Dec 13, 2020 | Issued |
Array
(
[id] => 17559150
[patent_doc_number] => 11315872
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-26
[patent_title] => Self-aligned top via
[patent_app_type] => utility
[patent_app_number] => 17/117186
[patent_app_country] => US
[patent_app_date] => 2020-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5407
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17117186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/117186 | Self-aligned top via | Dec 9, 2020 | Issued |
Array
(
[id] => 18416036
[patent_doc_number] => 11670583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Integrated inductor with a stacked metal wire
[patent_app_type] => utility
[patent_app_number] => 17/117288
[patent_app_country] => US
[patent_app_date] => 2020-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 7415
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17117288
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/117288 | Integrated inductor with a stacked metal wire | Dec 9, 2020 | Issued |
Array
(
[id] => 17477403
[patent_doc_number] => 20220084907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/116037
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116037 | Semiconductor device and manufacturing method thereof | Dec 8, 2020 | Issued |
Array
(
[id] => 18205466
[patent_doc_number] => 11587871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Semiconductor device and method of manufacturing same
[patent_app_type] => utility
[patent_app_number] => 17/116158
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 5991
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116158
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116158 | Semiconductor device and method of manufacturing same | Dec 8, 2020 | Issued |
Array
(
[id] => 17040660
[patent_doc_number] => 20210257296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => STRUCTURE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH RESISTIVE ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 17/111417
[patent_app_country] => US
[patent_app_date] => 2020-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10189
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17111417
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/111417 | Structure and method of forming a semiconductor device with resistive elements | Dec 2, 2020 | Issued |
Array
(
[id] => 16873482
[patent_doc_number] => 20210166949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => SEMICONDUCTOR DEVICE AND CORRESPONDING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/108471
[patent_app_country] => US
[patent_app_date] => 2020-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17108471
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/108471 | Semiconductor device and corresponding method | Nov 30, 2020 | Issued |
Array
(
[id] => 17971359
[patent_doc_number] => 11488907
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Semiconductor device with programmable unit and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/107001
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 9730
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17107001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/107001 | Semiconductor device with programmable unit and method for fabricating the same | Nov 29, 2020 | Issued |
Array
(
[id] => 16765537
[patent_doc_number] => 20210111119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => Via Structure and Methods Thereof
[patent_app_type] => utility
[patent_app_number] => 17/106766
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17106766
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/106766 | Via structure and methods thereof | Nov 29, 2020 | Issued |