
John M. Parker
Examiner (ID: 11130, Phone: (571)272-8794 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2899, 2823, 2816 |
| Total Applications | 1173 |
| Issued Applications | 1023 |
| Pending Applications | 77 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17048010
[patent_doc_number] => 11101200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Surface-mount integrated circuit package with coated surfaces for improved solder connection
[patent_app_type] => utility
[patent_app_number] => 16/720269
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 8059
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16720269
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/720269 | Surface-mount integrated circuit package with coated surfaces for improved solder connection | Dec 18, 2019 | Issued |
Array
(
[id] => 16119825
[patent_doc_number] => 20200211935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => SURFACE-MOUNT INTEGRATED CIRCUIT PACKAGE WITH COATED SURFACES FOR IMPROVED SOLDER CONNECTION
[patent_app_type] => utility
[patent_app_number] => 16/720220
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8059
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16720220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/720220 | Surface-mount integrated circuit package with coated surfaces for improved solder connection | Dec 18, 2019 | Issued |
Array
(
[id] => 16479588
[patent_doc_number] => 10854542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Via structure and methods thereof
[patent_app_type] => utility
[patent_app_number] => 16/713862
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 6705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16713862
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/713862 | Via structure and methods thereof | Dec 12, 2019 | Issued |
Array
(
[id] => 17424302
[patent_doc_number] => 11257763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Electronic device package and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/702213
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5426
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16702213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/702213 | Electronic device package and method for manufacturing the same | Dec 2, 2019 | Issued |
Array
(
[id] => 15717533
[patent_doc_number] => 20200105534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => FinFET Device and Methods of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/701805
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9715
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16701805
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/701805 | FinFET device and methods of forming same | Dec 2, 2019 | Issued |
Array
(
[id] => 16928338
[patent_doc_number] => 11049829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Redistribution metal and under bump metal interconnect structures and method
[patent_app_type] => utility
[patent_app_number] => 16/700528
[patent_app_country] => US
[patent_app_date] => 2019-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4712
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16700528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/700528 | Redistribution metal and under bump metal interconnect structures and method | Dec 1, 2019 | Issued |
Array
(
[id] => 15657119
[patent_doc_number] => 20200091090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/691512
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691512 | Package structure | Nov 20, 2019 | Issued |
Array
(
[id] => 17493537
[patent_doc_number] => 11282854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => 3D NAND memory device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/684793
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 8158
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16684793
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/684793 | 3D NAND memory device and method of forming the same | Nov 14, 2019 | Issued |
Array
(
[id] => 16827871
[patent_doc_number] => 20210143164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/682544
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682544 | Memory arrays and methods used in forming a memory array comprising strings of memory cells | Nov 12, 2019 | Issued |
Array
(
[id] => 16827955
[patent_doc_number] => 20210143248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING LAMINATE DIELECTRIC FILMS AND METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/682717
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682717
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682717 | SEMICONDUCTOR STRUCTURE HAVING LAMINATE DIELECTRIC FILMS AND METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE | Nov 12, 2019 | Abandoned |
Array
(
[id] => 16502739
[patent_doc_number] => 10868140
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Gap-filling germanium through selective bottom-up growth
[patent_app_type] => utility
[patent_app_number] => 16/655532
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 41
[patent_no_of_words] => 7802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655532
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655532 | Gap-filling germanium through selective bottom-up growth | Oct 16, 2019 | Issued |
Array
(
[id] => 17152415
[patent_doc_number] => 11145504
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Method of forming film stacks with reduced defects
[patent_app_type] => utility
[patent_app_number] => 16/597466
[patent_app_country] => US
[patent_app_date] => 2019-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 11474
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16597466
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/597466 | Method of forming film stacks with reduced defects | Oct 8, 2019 | Issued |
Array
(
[id] => 17353323
[patent_doc_number] => 11227970
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-01-18
[patent_title] => Light emitting diodes manufacture and assembly
[patent_app_type] => utility
[patent_app_number] => 16/595870
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11183
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595870
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595870 | Light emitting diodes manufacture and assembly | Oct 7, 2019 | Issued |
Array
(
[id] => 17668288
[patent_doc_number] => 11361992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Conformal titanium nitride-based thin films and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 16/595916
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 12965
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595916
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595916 | Conformal titanium nitride-based thin films and methods of forming same | Oct 7, 2019 | Issued |
Array
(
[id] => 16944234
[patent_doc_number] => 11056485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Semiconductor device having three-dimensional structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/595379
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 9227
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595379
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595379 | Semiconductor device having three-dimensional structure and method of manufacturing the same | Oct 6, 2019 | Issued |
Array
(
[id] => 15740321
[patent_doc_number] => 20200109048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => METHODS OF FORMING MEMS DIAPHRAGMS INCLUDING CORRUGATIONS
[patent_app_type] => utility
[patent_app_number] => 16/593498
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593498
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593498 | Methods of forming MEMS diaphragms including corrugations | Oct 3, 2019 | Issued |
Array
(
[id] => 15415275
[patent_doc_number] => 20200027960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/585741
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16585741
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/585741 | Semiconductor device and method of manufacturing the same | Sep 26, 2019 | Issued |
Array
(
[id] => 16264748
[patent_doc_number] => 10756196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/584826
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 46
[patent_no_of_words] => 10500
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584826 | Semiconductor device and method of manufacturing the same | Sep 25, 2019 | Issued |
Array
(
[id] => 16372389
[patent_doc_number] => 10804155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Inductor structure for integrated circuit
[patent_app_type] => utility
[patent_app_number] => 16/584824
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 7595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584824 | Inductor structure for integrated circuit | Sep 25, 2019 | Issued |
Array
(
[id] => 15414933
[patent_doc_number] => 20200027789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => INDUCTOR STRUCTURE FOR INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/584809
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584809
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584809 | Inductor structure for integrated circuit | Sep 25, 2019 | Issued |