
John M. Parker
Examiner (ID: 7067, Phone: (571)272-8794 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2823, 2899 |
| Total Applications | 1212 |
| Issued Applications | 1046 |
| Pending Applications | 88 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18757584
[patent_doc_number] => 20230361047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/351946
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351946
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351946 | Semiconductor device and method of manufacturing semiconductor device | Jul 12, 2023 | Issued |
Array
(
[id] => 20118379
[patent_doc_number] => 12368097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Contact structures for reducing electrical shorts and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/333715
[patent_app_country] => US
[patent_app_date] => 2023-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 3499
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333715 | Contact structures for reducing electrical shorts and methods of forming the same | Jun 12, 2023 | Issued |
Array
(
[id] => 18679855
[patent_doc_number] => 20230317513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => FULLY ALIGNED VIA INTEGRATION WITH SELECTIVE CATALYZED VAPOR PHASE GROWN MATERIALS
[patent_app_type] => utility
[patent_app_number] => 18/332149
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332149 | FULLY ALIGNED VIA INTEGRATION WITH SELECTIVE CATALYZED VAPOR PHASE GROWN MATERIALS | Jun 8, 2023 | Pending |
Array
(
[id] => 18661352
[patent_doc_number] => 20230307366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => REDISTRIBUTION LAYER FEATURES
[patent_app_type] => utility
[patent_app_number] => 18/328916
[patent_app_country] => US
[patent_app_date] => 2023-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18328916
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/328916 | Redistribution layer features | Jun 4, 2023 | Issued |
Array
(
[id] => 18679998
[patent_doc_number] => 20230317656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/328789
[patent_app_country] => US
[patent_app_date] => 2023-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18328789
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/328789 | Semiconductor device | Jun 4, 2023 | Issued |
Array
(
[id] => 18661530
[patent_doc_number] => 20230307544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => SEMICONDUCTOR DEVICE WITH EMBEDDED SIGMA-SHAPED STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/204558
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204558
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204558 | SEMICONDUCTOR DEVICE WITH EMBEDDED SIGMA-SHAPED STRUCTURE | May 31, 2023 | Pending |
Array
(
[id] => 20360137
[patent_doc_number] => 12476142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/202924
[patent_app_country] => US
[patent_app_date] => 2023-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 1228
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202924
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202924 | Semiconductor device structure and methods of forming the same | May 27, 2023 | Issued |
Array
(
[id] => 20831510
[patent_doc_number] => 12685114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Contact pad structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/201200
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18201200
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/201200 | Contact pad structure and manufacturing method thereof | May 23, 2023 | Issued |
Array
(
[id] => 18661340
[patent_doc_number] => 20230307354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 18/320235
[patent_app_country] => US
[patent_app_date] => 2023-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4897
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320235
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320235 | SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING SAME | May 18, 2023 | Pending |
Array
(
[id] => 18975329
[patent_doc_number] => 20240055421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES WITHOUT THICKNESS DEVIATION
[patent_app_type] => utility
[patent_app_number] => 18/320013
[patent_app_country] => US
[patent_app_date] => 2023-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320013
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320013 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES WITHOUT THICKNESS DEVIATION | May 17, 2023 | Pending |
Array
(
[id] => 20334456
[patent_doc_number] => 12464752
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Method of forming shaped source/drain epitaxial layers of a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/198644
[patent_app_country] => US
[patent_app_date] => 2023-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18198644
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/198644 | Method of forming shaped source/drain epitaxial layers of a semiconductor device | May 16, 2023 | Issued |
Array
(
[id] => 20146804
[patent_doc_number] => 12381151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor device and semiconductor package including the same
[patent_app_type] => utility
[patent_app_number] => 18/196077
[patent_app_country] => US
[patent_app_date] => 2023-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 2229
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18196077
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/196077 | Semiconductor device and semiconductor package including the same | May 10, 2023 | Issued |
Array
(
[id] => 18600173
[patent_doc_number] => 20230274974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => METHOD FOR PREPARING SEMICONDUCTOR DEVICE WITH AIR SPACER
[patent_app_type] => utility
[patent_app_number] => 18/144952
[patent_app_country] => US
[patent_app_date] => 2023-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18144952
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/144952 | METHOD FOR PREPARING SEMICONDUCTOR DEVICE WITH AIR SPACER | May 8, 2023 | Pending |
Array
(
[id] => 18586004
[patent_doc_number] => 20230268269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => INTEGRATED INDUCTOR WITH A STACKED METAL WIRE
[patent_app_type] => utility
[patent_app_number] => 18/140198
[patent_app_country] => US
[patent_app_date] => 2023-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18140198
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/140198 | Integrated inductor with a stacked metal wire | Apr 26, 2023 | Issued |
Array
(
[id] => 19384667
[patent_doc_number] => 20240274537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SENSING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/308353
[patent_app_country] => US
[patent_app_date] => 2023-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8269
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18308353
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/308353 | SENSING DEVICE AND MANUFACTURING METHOD THEREOF | Apr 26, 2023 | Pending |
Array
(
[id] => 19546456
[patent_doc_number] => 20240363492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => SEMICONDUCTOR DEVICE HAVING THROUGH VIA AND METHOD OF FABRICATING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/307549
[patent_app_country] => US
[patent_app_date] => 2023-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18307549
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/307549 | SEMICONDUCTOR DEVICE HAVING THROUGH VIA AND METHOD OF FABRICATING THEREOF | Apr 25, 2023 | Pending |
Array
(
[id] => 19484024
[patent_doc_number] => 20240332066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/136888
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2253
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18136888
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/136888 | Semiconductor structure and fabrication method thereof | Apr 19, 2023 | Issued |
Array
(
[id] => 19531771
[patent_doc_number] => 20240355673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => HYBRID MOLYBDENUM FILL SCHEME FOR LOW RESISTIVITY SEMICONDUCTOR APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/136970
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18136970
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/136970 | HYBRID MOLYBDENUM FILL SCHEME FOR LOW RESISTIVITY SEMICONDUCTOR APPLICATIONS | Apr 19, 2023 | Pending |
Array
(
[id] => 18729300
[patent_doc_number] => 20230343596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => METHOD TO REDUCE BENDING OF FEATURES ON A SURFACE OF A SUBSTRATE AND STRUCTURE FORMED USING SAME
[patent_app_type] => utility
[patent_app_number] => 18/135799
[patent_app_country] => US
[patent_app_date] => 2023-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7418
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135799
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/135799 | METHOD TO REDUCE BENDING OF FEATURES ON A SURFACE OF A SUBSTRATE AND STRUCTURE FORMED USING SAME | Apr 17, 2023 | Pending |
Array
(
[id] => 19054882
[patent_doc_number] => 20240096851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/301403
[patent_app_country] => US
[patent_app_date] => 2023-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18301403
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/301403 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Apr 16, 2023 | Pending |