John M. Sollecito

Array ( [id] => 11882674 [patent_doc_number] => 09753847 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-09-05 [patent_title] => 'Non-volatile semiconductor memory segregating sequential, random, and system data to reduce garbage collection for page based mapping' [patent_app_type] => utility [patent_app_number] => 12/607011 [patent_app_country] => US [patent_app_date] => 2009-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 2744 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12607011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8912363 [patent_doc_number] => 08484439 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-07-09 [patent_title] => 'Scalable hash tables' [patent_app_type] => utility [patent_app_number] => 12/606322 [patent_app_country] => US [patent_app_date] => 2009-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4970 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12606322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9585761 [patent_doc_number] => 08775771 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-08 [patent_title] => 'Block management method for a flash memory and flash memory controller and storage system using the same' [patent_app_type] => utility [patent_app_number] => 12/605884 [patent_app_country] => US [patent_app_date] => 2009-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 8507 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12605884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5990516 [patent_doc_number] => 20110099347 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'MANAGING ALLOCATION AND DEALLOCATION OF STORAGE FOR DATA OBJECTS' [patent_app_type] => utility [patent_app_number] => 12/605458 [patent_app_country] => US [patent_app_date] => 2009-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8003 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20110099347.pdf [firstpage_image] =>[orig_patent_app_number] => 12605458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9652094 [patent_doc_number] => 08806127 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-12 [patent_title] => 'Data storage device with integrated DNA storage media' [patent_app_type] => utility [patent_app_number] => 12/605618 [patent_app_country] => US [patent_app_date] => 2009-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2423 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12605618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9507024 [patent_doc_number] => 08745353 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-03 [patent_title] => 'Block boundary resolution for mismatched logical and physical block sizes' [patent_app_type] => utility [patent_app_number] => 12/604889 [patent_app_country] => US [patent_app_date] => 2009-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9370 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12604889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6131214 [patent_doc_number] => 20110087858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-14 [patent_title] => 'Memory management unit' [patent_app_type] => utility [patent_app_number] => 12/588263 [patent_app_country] => US [patent_app_date] => 2009-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5573 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20110087858.pdf [firstpage_image] =>[orig_patent_app_number] => 12588263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6396026 [patent_doc_number] => 20100318759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-16 [patent_title] => 'DISTRIBUTED RDC CHUNK STORE' [patent_app_type] => utility [patent_app_number] => 12/484548 [patent_app_country] => US [patent_app_date] => 2009-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10421 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0318/20100318759.pdf [firstpage_image] =>[orig_patent_app_number] => 12484548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5375864 [patent_doc_number] => 20090313425 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'MEMORY CONTROL APPARATUS, CONTENT PLAYBACK APPARATUS, CONTROL METHOD AND RECORDING MEDIUM' [patent_app_type] => utility [patent_app_number] => 12/484627 [patent_app_country] => US [patent_app_date] => 2009-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11996 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20090313425.pdf [firstpage_image] =>[orig_patent_app_number] => 12484627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9143402 [patent_doc_number] => 08583884 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-12 [patent_title] => 'Computing system and backup method' [patent_app_type] => utility [patent_app_number] => 12/596242 [patent_app_country] => US [patent_app_date] => 2009-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9137 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12596242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6532390 [patent_doc_number] => 20100262751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'Memory Control Unit Mapping Physical Address to DRAM Address for a Non-Power-of-Two Number of Memory Ranks Using Lower Order Physical Address Bits' [patent_app_type] => utility [patent_app_number] => 12/421469 [patent_app_country] => US [patent_app_date] => 2009-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5376 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20100262751.pdf [firstpage_image] =>[orig_patent_app_number] => 12421469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5475821 [patent_doc_number] => 20090248987 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'Memory System and Data Storing Method Thereof' [patent_app_type] => utility [patent_app_number] => 12/411094 [patent_app_country] => US [patent_app_date] => 2009-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3250 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20090248987.pdf [firstpage_image] =>[orig_patent_app_number] => 12411094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10144083 [patent_doc_number] => 09176891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-11-03 [patent_title] => 'Processor, processing system, data sharing processing method, and integrated circuit for data sharing processing' [patent_app_type] => utility [patent_app_number] => 12/594246 [patent_app_country] => US [patent_app_date] => 2009-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 55 [patent_no_of_words] => 23923 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12594246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6651466 [patent_doc_number] => 20100228943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'ACCESS MANAGEMENT TECHNIQUE FOR STORAGE-EFFICIENT MAPPING BETWEEN IDENTIFIER DOMAINS' [patent_app_type] => utility [patent_app_number] => 12/398099 [patent_app_country] => US [patent_app_date] => 2009-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10087 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20100228943.pdf [firstpage_image] =>[orig_patent_app_number] => 12398099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6563797 [patent_doc_number] => 20100017556 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-21 [patent_title] => 'NON-VOLATILE MEMORY STORAGE SYSTEM WITH TWO-STAGE CONTROLLER ARCHITECTURE' [patent_app_type] => utility [patent_app_number] => 12/372028 [patent_app_country] => US [patent_app_date] => 2009-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 6363 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20100017556.pdf [firstpage_image] =>[orig_patent_app_number] => 12372028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5486809 [patent_doc_number] => 20090276574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-05 [patent_title] => 'ARITHMETIC DEVICE, ARITHMETIC METHOD, HARD DISC CONTROLLER, HARD DISC DEVICE, PROGRAM CONVERTER, AND COMPILER' [patent_app_type] => utility [patent_app_number] => 12/370056 [patent_app_country] => US [patent_app_date] => 2009-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7325 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20090276574.pdf [firstpage_image] =>[orig_patent_app_number] => 12370056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5956730 [patent_doc_number] => 20110035548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'HYBRID MEDIA STORAGE SYSTEM ARCHITECTURE' [patent_app_type] => utility [patent_app_number] => 12/517473 [patent_app_country] => US [patent_app_date] => 2009-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8715 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20110035548.pdf [firstpage_image] =>[orig_patent_app_number] => 12517473 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8472670 [patent_doc_number] => 08301863 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Recursive logical partition real memory map' [patent_app_type] => utility [patent_app_number] => 12/272243 [patent_app_country] => US [patent_app_date] => 2008-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 10972 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12272243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6552590 [patent_doc_number] => 20100125695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'NON-VOLATILE MEMORY STORAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/271885 [patent_app_country] => US [patent_app_date] => 2008-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5626 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20100125695.pdf [firstpage_image] =>[orig_patent_app_number] => 12271885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6312530 [patent_doc_number] => 20100070731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'STORAGE SYSTEM HAVING ALLOCATION-ON-USE VOLUME AND POWER SAVING FUNCTION' [patent_app_type] => utility [patent_app_number] => 12/270928 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 43 [patent_no_of_words] => 11966 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20100070731.pdf [firstpage_image] =>[orig_patent_app_number] => 12270928 [rel_patent_id] =>[rel_patent_doc_number] =>)