John M. Winter

Array ( [id] => 19129863 [patent_doc_number] => 20240135216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-25 [patent_title] => SOLVING OPTIMIZATION PROBLEMS ON SHALLOW CIRCUITS USING A QUANTUM COMPUTER [patent_app_type] => utility [patent_app_number] => 18/046186 [patent_app_country] => US [patent_app_date] => 2022-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9462 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18046186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20550770 [patent_doc_number] => 12561564 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-24 [patent_title] => Classifying elements in an infrastructure model using convolutional graph neural networks [patent_app_type] => utility [patent_app_number] => 17/963824 [patent_app_country] => US [patent_app_date] => 2022-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 0 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17963824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19099598 [patent_doc_number] => 20240118826 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-11 [patent_title] => MEMORY ARRAY UTILIZING BITCELLS WITH SINGLE-ENDED READ CIRCUITRY [patent_app_type] => utility [patent_app_number] => 17/963313 [patent_app_country] => US [patent_app_date] => 2022-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17445 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17963313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19356070 [patent_doc_number] => 12056518 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-08-06 [patent_title] => Notifying memory system of host events via modulated reset signals [patent_app_type] => utility [patent_app_number] => 17/959724 [patent_app_country] => US [patent_app_date] => 2022-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6669 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17959724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19212220 [patent_doc_number] => 12001282 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-06-04 [patent_title] => Write control for read-modify-write operations in cache memory [patent_app_type] => utility [patent_app_number] => 17/956136 [patent_app_country] => US [patent_app_date] => 2022-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7633 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18095679 [patent_doc_number] => 20220414020 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-12-29 [patent_title] => SOFTWARE INTERFACE TO XPU ADDRESS TRANSLATION CACHE [patent_app_type] => utility [patent_app_number] => 17/899912 [patent_app_country] => US [patent_app_date] => 2022-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7245 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17899912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19006011 [patent_doc_number] => 20240070082 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-29 [patent_title] => EVICTING A CACHE LINE WITH PENDING CONTROL REQUEST [patent_app_type] => utility [patent_app_number] => 17/823307 [patent_app_country] => US [patent_app_date] => 2022-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12480 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17823307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18079366 [patent_doc_number] => 20220404978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-12-22 [patent_title] => SPECULATIVE HINT-TRIGGERED ACTIVATION OF PAGES IN MEMORY [patent_app_type] => utility [patent_app_number] => 17/895357 [patent_app_country] => US [patent_app_date] => 2022-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7146 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17895357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19005708 [patent_doc_number] => 20240069779 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-29 [patent_title] => OBJECT STORAGE BASED ASYNCHRONOUS MAILBOX, EVENTUAL CONSISTENCY FOR CROSS-REGION COMMUNICATION [patent_app_type] => utility [patent_app_number] => 17/893656 [patent_app_country] => US [patent_app_date] => 2022-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9923 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19732753 [patent_doc_number] => 12210751 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2025-01-28 [patent_title] => Nonvolatile memory controller with delegated processing [patent_app_type] => utility [patent_app_number] => 17/887479 [patent_app_country] => US [patent_app_date] => 2022-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 27003 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18897277 [patent_doc_number] => 20240012762 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-11 [patent_title] => Cache Management using Groups Partitioning [patent_app_type] => utility [patent_app_number] => 17/887458 [patent_app_country] => US [patent_app_date] => 2022-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5139 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19781194 [patent_doc_number] => 12230232 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-02-18 [patent_title] => Configurable types of write operations [patent_app_type] => utility [patent_app_number] => 17/818613 [patent_app_country] => US [patent_app_date] => 2022-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 17807 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19152844 [patent_doc_number] => 11977755 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-07 [patent_title] => Firmware power up sequencing in memory sub-systems [patent_app_type] => utility [patent_app_number] => 17/877406 [patent_app_country] => US [patent_app_date] => 2022-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8544 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17877406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19677643 [patent_doc_number] => 12189499 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-01-07 [patent_title] => Self-service restore (SSR) snapshot replication with share-level file system disaster recovery on virtualized file servers [patent_app_type] => utility [patent_app_number] => 17/877769 [patent_app_country] => US [patent_app_date] => 2022-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 23599 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17877769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18941897 [patent_doc_number] => 20240037036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-01 [patent_title] => SCHEDULING MERGED STORE OPERATIONS IN COMPLIANCE WITH STORE ORDERING RULES [patent_app_type] => utility [patent_app_number] => 17/876081 [patent_app_country] => US [patent_app_date] => 2022-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12846 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18454106 [patent_doc_number] => 20230195386 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-06-22 [patent_title] => METHOD OF WRITING DATA IN STORAGE DEVICE AND METHOD OF READING DATA FROM STORAGE DEVICE USING SENSOR INFORMATION, STORAGE DEVICE PERFORMING THE SAME AND METHOD OF OPERATING STORAGE DEVICE USING THE SAME [patent_app_type] => utility [patent_app_number] => 17/815352 [patent_app_country] => US [patent_app_date] => 2022-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14901 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18362352 [patent_doc_number] => 20230143943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-05-11 [patent_title] => METHOD OF OPERATING STORAGE DEVICE FOR RETENTION ENHANCEMENT AND STORAGE DEVICE PERFORMING THE SAME [patent_app_type] => utility [patent_app_number] => 17/872162 [patent_app_country] => US [patent_app_date] => 2022-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12867 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17872162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18873389 [patent_doc_number] => 11861199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-01-02 [patent_title] => Data management across a persistent memory tier and a file system tier [patent_app_type] => utility [patent_app_number] => 17/871951 [patent_app_country] => US [patent_app_date] => 2022-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 19049 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17871951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18925516 [patent_doc_number] => 20240028520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-25 [patent_title] => Storage Management System and Method [patent_app_type] => utility [patent_app_number] => 17/869892 [patent_app_country] => US [patent_app_date] => 2022-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9842 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19506812 [patent_doc_number] => 12118233 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-10-15 [patent_title] => Operation methods of storage devices, and operation methods of storage systems including hosts and storage devices [patent_app_type] => utility [patent_app_number] => 17/864653 [patent_app_country] => US [patent_app_date] => 2022-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 18669 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17864653 [rel_patent_id] =>[rel_patent_doc_number] =>)