John Moore Jain Macilwinen
Examiner (ID: 2498, Phone: (571)272-9686 , Office: P/2442 )
Most Active Art Unit | 2442 |
Art Unit(s) | 2442, 2142 |
Total Applications | 749 |
Issued Applications | 477 |
Pending Applications | 51 |
Abandoned Applications | 221 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11333723
[patent_doc_number] => 09524975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-20
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/636265
[patent_app_country] => US
[patent_app_date] => 2015-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5614
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14636265
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/636265 | Semiconductor device and method of manufacturing the same | Mar 2, 2015 | Issued |
Array
(
[id] => 10601081
[patent_doc_number] => 09321634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Forming magnetic microelectromechanical inductive components'
[patent_app_type] => utility
[patent_app_number] => 14/608841
[patent_app_country] => US
[patent_app_date] => 2015-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 4373
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14608841
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/608841 | Forming magnetic microelectromechanical inductive components | Jan 28, 2015 | Issued |
Array
(
[id] => 10162369
[patent_doc_number] => 09193584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Forming magnetic microelectromechanical inductive components'
[patent_app_type] => utility
[patent_app_number] => 14/608817
[patent_app_country] => US
[patent_app_date] => 2015-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 4373
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14608817
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/608817 | Forming magnetic microelectromechanical inductive components | Jan 28, 2015 | Issued |
Array
(
[id] => 10479553
[patent_doc_number] => 20150364569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'GATE CONTACT FOR A SEMICONDUCTOR DEVICE AND METHODS OF FABRICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/603906
[patent_app_country] => US
[patent_app_date] => 2015-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7458
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14603906
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/603906 | Gate contact for a semiconductor device and methods of fabrication thereof | Jan 22, 2015 | Issued |
Array
(
[id] => 11384111
[patent_doc_number] => 20170010167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'Component Arrangement with at Least Two Components and Method for Producing a Component Arrangement'
[patent_app_type] => utility
[patent_app_number] => 15/120596
[patent_app_country] => US
[patent_app_date] => 2015-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4041
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15120596
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/120596 | Component arrangement with at least two components and method for producing a component arrangement | Jan 15, 2015 | Issued |
Array
(
[id] => 10233816
[patent_doc_number] => 20150118809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'METHOD OF MAKING STRUCTURE HAVING A GATE STACK'
[patent_app_type] => utility
[patent_app_number] => 14/593473
[patent_app_country] => US
[patent_app_date] => 2015-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4871
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14593473
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/593473 | Method of making structure having a gate stack | Jan 8, 2015 | Issued |
Array
(
[id] => 10223519
[patent_doc_number] => 20150108513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'OVERLAY CIRCUIT STRUCTURE FOR INTERCONNECTING LIGHT EMITTING SEMICONDUCTORS'
[patent_app_type] => utility
[patent_app_number] => 14/579569
[patent_app_country] => US
[patent_app_date] => 2014-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4006
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14579569
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/579569 | Overlay circuit structure for interconnecting light emitting semiconductors | Dec 21, 2014 | Issued |
Array
(
[id] => 10385216
[patent_doc_number] => 20150270223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'METHOD FOR APPLYING A FINAL METAL LAYER FOR WAFER LEVEL PACKAGING AND ASSOCIATED DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/577544
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1821
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14577544
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/577544 | METHOD FOR APPLYING A FINAL METAL LAYER FOR WAFER LEVEL PACKAGING AND ASSOCIATED DEVICE | Dec 18, 2014 | Abandoned |
Array
(
[id] => 11660184
[patent_doc_number] => 09673196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-06
[patent_title] => 'Field effect transistors with varying threshold voltages'
[patent_app_type] => utility
[patent_app_number] => 14/559951
[patent_app_country] => US
[patent_app_date] => 2014-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8045
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14559951
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/559951 | Field effect transistors with varying threshold voltages | Dec 3, 2014 | Issued |
Array
(
[id] => 10035350
[patent_doc_number] => 09076671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Power integrated circuit including series-connected source substrate and drain substrate power mosfets'
[patent_app_type] => utility
[patent_app_number] => 14/559390
[patent_app_country] => US
[patent_app_date] => 2014-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6139
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 402
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14559390
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/559390 | Power integrated circuit including series-connected source substrate and drain substrate power mosfets | Dec 2, 2014 | Issued |
Array
(
[id] => 10551348
[patent_doc_number] => 09275981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Structure and method for forming integral nitride light sensors on silicon substrates'
[patent_app_type] => utility
[patent_app_number] => 14/551427
[patent_app_country] => US
[patent_app_date] => 2014-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2128
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14551427
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/551427 | Structure and method for forming integral nitride light sensors on silicon substrates | Nov 23, 2014 | Issued |
Array
(
[id] => 11259300
[patent_doc_number] => 09484203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Methods of manufacturing semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 14/535437
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 6439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535437
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535437 | Methods of manufacturing semiconductor devices | Nov 6, 2014 | Issued |
Array
(
[id] => 10551431
[patent_doc_number] => 09276064
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-01
[patent_title] => 'Fabricating stacked nanowire, field-effect transistors'
[patent_app_type] => utility
[patent_app_number] => 14/535433
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535433
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535433 | Fabricating stacked nanowire, field-effect transistors | Nov 6, 2014 | Issued |
Array
(
[id] => 10518889
[patent_doc_number] => 09245945
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-26
[patent_title] => 'Semiconductor device having weak current channel'
[patent_app_type] => utility
[patent_app_number] => 14/534955
[patent_app_country] => US
[patent_app_date] => 2014-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2259
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14534955
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/534955 | Semiconductor device having weak current channel | Nov 5, 2014 | Issued |
Array
(
[id] => 9909652
[patent_doc_number] => 20150064853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC'
[patent_app_type] => utility
[patent_app_number] => 14/525559
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7358
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525559
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525559 | Integrated circuit including DRAM and SRAM/logic | Oct 27, 2014 | Issued |
Array
(
[id] => 9855061
[patent_doc_number] => 20150035078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'METAL GATE TRANSISTOR AND INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 14/520775
[patent_app_country] => US
[patent_app_date] => 2014-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14520775
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/520775 | Metal gate transistor and integrated circuits | Oct 21, 2014 | Issued |
Array
(
[id] => 10638695
[patent_doc_number] => 09356209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-31
[patent_title] => 'Solid-state light-emitting element, light-emitting device, and lighting device'
[patent_app_type] => utility
[patent_app_number] => 14/505843
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 15308
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505843
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505843 | Solid-state light-emitting element, light-emitting device, and lighting device | Oct 2, 2014 | Issued |
Array
(
[id] => 9901597
[patent_doc_number] => 20150056797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/505571
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10970
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505571
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505571 | Semiconductor device and method of manufacturing the same | Oct 2, 2014 | Issued |
Array
(
[id] => 10974905
[patent_doc_number] => 20140377940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-25
[patent_title] => 'TRANSIENT VOLTAGE SUPPRESSOR CIRCUIT, AND DIODE DEVICE THEREFOR AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/482858
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3427
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14482858
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/482858 | Transient voltage suppressor circuit, and diode device therefor and manufacturing method thereof | Sep 9, 2014 | Issued |
Array
(
[id] => 10725849
[patent_doc_number] => 20160071997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'PIN DIODE WITH NANOCLUSTERS'
[patent_app_type] => utility
[patent_app_number] => 14/476957
[patent_app_country] => US
[patent_app_date] => 2014-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14476957
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/476957 | PIN diode with nanoclusters | Sep 3, 2014 | Issued |