
John P. Dulka
Examiner (ID: 8652, Phone: (571)270-7398 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2817, 2895 |
| Total Applications | 1010 |
| Issued Applications | 820 |
| Pending Applications | 90 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15766941
[patent_doc_number] => 20200114488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => METHOD FOR POLISHING SILICON WAFER
[patent_app_type] => utility
[patent_app_number] => 16/603886
[patent_app_country] => US
[patent_app_date] => 2018-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16603886
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/603886 | Method for polishing silicon wafer | Mar 15, 2018 | Issued |
Array
(
[id] => 13132229
[patent_doc_number] => 10084054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-25
[patent_title] => Field effect transistor which can be biased to achieve a uniform depletion region
[patent_app_type] => utility
[patent_app_number] => 15/920250
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 6365
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920250
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920250 | Field effect transistor which can be biased to achieve a uniform depletion region | Mar 12, 2018 | Issued |
Array
(
[id] => 13303551
[patent_doc_number] => 20180203312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/915663
[patent_app_country] => US
[patent_app_date] => 2018-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15915663
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/915663 | Display device | Mar 7, 2018 | Issued |
Array
(
[id] => 14036541
[patent_doc_number] => 10230029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Light emitting device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/932184
[patent_app_country] => US
[patent_app_date] => 2018-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 29
[patent_no_of_words] => 19861
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15932184
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/932184 | Light emitting device and method of manufacturing the same | Feb 15, 2018 | Issued |
Array
(
[id] => 15462551
[patent_doc_number] => 20200044100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Method For Texturing A Surface Of A Semiconductor Material And Device For Carrying Out The Method
[patent_app_type] => utility
[patent_app_number] => 16/484849
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16484849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/484849 | Method For Texturing A Surface Of A Semiconductor Material And Device For Carrying Out The Method | Feb 7, 2018 | Abandoned |
Array
(
[id] => 13435041
[patent_doc_number] => 20180269063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/883393
[patent_app_country] => US
[patent_app_date] => 2018-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15883393
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/883393 | Method of manufacturing semiconductor device using photoresist as ion implantation mask | Jan 29, 2018 | Issued |
Array
(
[id] => 13349771
[patent_doc_number] => 20180226425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => ACCOMMODATING IMPERFECTLY ALIGNED MEMORY HOLES
[patent_app_type] => utility
[patent_app_number] => 15/882454
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8475
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15882454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/882454 | Accommodating imperfectly aligned memory holes | Jan 28, 2018 | Issued |
Array
(
[id] => 16241891
[patent_doc_number] => 20200259125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => METHOD FOR FORMING AN ORGANIC ELECTROLUMINESCENCE (EL) ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/481603
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16481603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/481603 | Method for forming an organic electroluminescence (EL) element with annealing temperatures for different pixels | Jan 28, 2018 | Issued |
Array
(
[id] => 14397749
[patent_doc_number] => 10312165
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-04
[patent_title] => Micro lighting device
[patent_app_type] => utility
[patent_app_number] => 15/881799
[patent_app_country] => US
[patent_app_date] => 2018-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2880
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881799 | Micro lighting device | Jan 27, 2018 | Issued |
Array
(
[id] => 15240501
[patent_doc_number] => 20190375036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => SOLDERING SYSTEM, CONTROL DEVICE, CONTROL METHOD, AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 16/476431
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16476431
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/476431 | Soldering system including temperature distribution measurement control device, control method, and program | Jan 25, 2018 | Issued |
Array
(
[id] => 14676431
[patent_doc_number] => 20190237330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => SPACER PROFILE CONTROL USING ATOMIC LAYER DEPOSITION IN A MULTIPLE PATTERNING PROCESS
[patent_app_type] => utility
[patent_app_number] => 15/881506
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881506
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881506 | Spacer profile control using atomic layer deposition in a multiple patterning process | Jan 25, 2018 | Issued |
Array
(
[id] => 15139769
[patent_doc_number] => 10483372
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Spacer structure with high plasma resistance for semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/874278
[patent_app_country] => US
[patent_app_date] => 2018-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 8131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15874278
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/874278 | Spacer structure with high plasma resistance for semiconductor devices | Jan 17, 2018 | Issued |
Array
(
[id] => 18101592
[patent_doc_number] => 11541464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Method for manufacturing diamond single crystal cutting tool using laser pulses
[patent_app_type] => utility
[patent_app_number] => 16/499049
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4940
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16499049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/499049 | Method for manufacturing diamond single crystal cutting tool using laser pulses | Jan 9, 2018 | Issued |
Array
(
[id] => 12693121
[patent_doc_number] => 20180122873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => LIGHT EMITTING DEVICE INCLUDING TANDEM STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/862157
[patent_app_country] => US
[patent_app_date] => 2018-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9566
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15862157
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/862157 | Light emitting device including tandem structure with quantum dots and nanoparticles | Jan 3, 2018 | Issued |
Array
(
[id] => 13043037
[patent_doc_number] => 10043658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Precursors for silicon dioxide gap fill
[patent_app_type] => utility
[patent_app_number] => 15/862205
[patent_app_country] => US
[patent_app_date] => 2018-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7534
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15862205
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/862205 | Precursors for silicon dioxide gap fill | Jan 3, 2018 | Issued |
Array
(
[id] => 16746392
[patent_doc_number] => 10971393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Metal-insulator-metal (MIM) structure supporting high voltage applications and low voltage applications
[patent_app_type] => utility
[patent_app_number] => 16/649081
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 11368
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649081
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649081 | Metal-insulator-metal (MIM) structure supporting high voltage applications and low voltage applications | Dec 26, 2017 | Issued |
Array
(
[id] => 12631365
[patent_doc_number] => 20180102285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-12
[patent_title] => METHODS OF FABRICATING A SEMICONDUCTOR DEVICE HAVING A VIA STRUCTURE AND AN INTERCONNECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/837132
[patent_app_country] => US
[patent_app_date] => 2017-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15837132
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/837132 | Methods of fabricating a semiconductor device having a via structure and an interconnection structure | Dec 10, 2017 | Issued |
Array
(
[id] => 16738940
[patent_doc_number] => 10964604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Magnetic storage element, magnetic storage device, electronic device, and method of manufacturing magnetic storage element
[patent_app_type] => utility
[patent_app_number] => 16/486555
[patent_app_country] => US
[patent_app_date] => 2017-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 12821
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16486555
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/486555 | Magnetic storage element, magnetic storage device, electronic device, and method of manufacturing magnetic storage element | Dec 7, 2017 | Issued |
Array
(
[id] => 12595623
[patent_doc_number] => 20180090371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => INTERCONNECT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/825646
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825646
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825646 | Copper interconnect structure with manganese oxide barrier layer | Nov 28, 2017 | Issued |
Array
(
[id] => 12263698
[patent_doc_number] => 20180082894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'INTERCONNECT STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/825889
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4384
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825889 | Copper interconnect structure with manganese oxide barrier layer | Nov 28, 2017 | Issued |