
John P. Dulka
Examiner (ID: 18278, Phone: (571)270-7398 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2817, 2895 |
| Total Applications | 1000 |
| Issued Applications | 819 |
| Pending Applications | 77 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7584108
[patent_doc_number] => 20110278618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-17
[patent_title] => 'SUBSTRATE FOR MOUNTING LIGHT-EMITTING ELEMENT AND LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/107462
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 12612
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20110278618.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107462
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107462 | SUBSTRATE FOR MOUNTING LIGHT-EMITTING ELEMENT AND LIGHT-EMITTING DEVICE | May 12, 2011 | Abandoned |
Array
(
[id] => 8390768
[patent_doc_number] => 20120228612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'COMPOSITE BASE INCLUDING SINTERED BASE AND BASE SURFACE FLATTENING LAYER, AND COMPOSITE SUBSTRATE INCLUDING THAT COMPOSITE BASE AND SEMICONDUCTOR CRYSTALLINE LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/107241
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7939
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107241
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107241 | Composite base including sintered base and base surface flattening layer, and composite substrate including that composite base and semiconductor crystalline layer | May 12, 2011 | Issued |
Array
(
[id] => 10577073
[patent_doc_number] => 09299723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-29
[patent_title] => 'Semiconductor device with light-blocking layers'
[patent_app_type] => utility
[patent_app_number] => 13/107270
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 29
[patent_no_of_words] => 21979
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107270
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107270 | Semiconductor device with light-blocking layers | May 12, 2011 | Issued |
Array
(
[id] => 8486954
[patent_doc_number] => 20120286361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'High Voltage Device and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/107191
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2074
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107191
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107191 | High voltage device with additional isolation region under gate and manufacturing method thereof | May 12, 2011 | Issued |
Array
(
[id] => 8486990
[patent_doc_number] => 20120286397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'Die Seal for Integrated Circuit Device'
[patent_app_type] => utility
[patent_app_number] => 13/107250
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107250
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107250 | Die Seal for Integrated Circuit Device | May 12, 2011 | Abandoned |
Array
(
[id] => 10059954
[patent_doc_number] => 09099318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-04
[patent_title] => 'Semiconductor chip having different pad width to UBM width ratios and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/107678
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5032
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107678
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107678 | Semiconductor chip having different pad width to UBM width ratios and method of manufacturing the same | May 12, 2011 | Issued |
Array
(
[id] => 7762638
[patent_doc_number] => 20120032216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'Light Emitting Diode Package Structure'
[patent_app_type] => utility
[patent_app_number] => 13/107872
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5945
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20120032216.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107872
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107872 | Light Emitting Diode Package Structure | May 12, 2011 | Abandoned |
Array
(
[id] => 7717191
[patent_doc_number] => 20120007235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'Chip Fanning Out Method and Chip-on-Film Device'
[patent_app_type] => utility
[patent_app_number] => 13/106879
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3117
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007235.pdf
[firstpage_image] =>[orig_patent_app_number] => 13106879
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106879 | Chip Fanning Out Method and Chip-on-Film Device | May 12, 2011 | Abandoned |
Array
(
[id] => 7564776
[patent_doc_number] => 20110284839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/107283
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 14243
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20110284839.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107283
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107283 | Semiconductor device including oxide semiconductor and manufacturing method thereof | May 12, 2011 | Issued |
Array
(
[id] => 7584109
[patent_doc_number] => 20110278619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-17
[patent_title] => 'QUATERNARY VERTICAL LIGHT EMITTING DIODE WITH DOUBLE SURFACE ROUGHENING AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/107537
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1708
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20110278619.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107537
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107537 | QUATERNARY VERTICAL LIGHT EMITTING DIODE WITH DOUBLE SURFACE ROUGHENING AND MANUFACTURING METHOD THEREOF | May 12, 2011 | Abandoned |
Array
(
[id] => 7584233
[patent_doc_number] => 20110278743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-17
[patent_title] => 'LAYOUT STRUCTURE AND VERSION CONTROL CIRCUIT FOR INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/107159
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2865
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20110278743.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107159
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107159 | Layout structure and version control circuit for integrated circuits | May 12, 2011 | Issued |
Array
(
[id] => 8486838
[patent_doc_number] => 20120286245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'Dynamic OLED Lighting'
[patent_app_type] => utility
[patent_app_number] => 13/106660
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8926
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106660
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106660 | Dynamic OLED lighting | May 11, 2011 | Issued |
Array
(
[id] => 10590598
[patent_doc_number] => 09312218
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-12
[patent_title] => 'Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor die'
[patent_app_type] => utility
[patent_app_number] => 13/106591
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 36
[patent_no_of_words] => 8227
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106591
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106591 | Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor die | May 11, 2011 | Issued |
Array
(
[id] => 8489277
[patent_doc_number] => 20120288684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'BUMP STRUCTURE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/106841
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 2955
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106841
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106841 | BUMP STRUCTURE AND FABRICATION METHOD THEREOF | May 11, 2011 | Abandoned |
Array
(
[id] => 9924468
[patent_doc_number] => 08982440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Microelectromechanical system with balanced center of mass'
[patent_app_type] => utility
[patent_app_number] => 13/106693
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 7744
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106693
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106693 | Microelectromechanical system with balanced center of mass | May 11, 2011 | Issued |
Array
(
[id] => 8486892
[patent_doc_number] => 20120286298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'BUS LINE DESIGNS FOR LARGE-AREA OLED LIGHTING'
[patent_app_type] => utility
[patent_app_number] => 13/106733
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 16867
[patent_no_of_claims] => 62
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106733
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106733 | Method of forming bus line designs for large-area OLED lighting | May 11, 2011 | Issued |
Array
(
[id] => 10551330
[patent_doc_number] => 09275962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Probe pad with indentation'
[patent_app_type] => utility
[patent_app_number] => 13/106557
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3710
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106557
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106557 | Probe pad with indentation | May 11, 2011 | Issued |
Array
(
[id] => 10042172
[patent_doc_number] => 09082886
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-14
[patent_title] => 'Adding decoupling function for tap cells'
[patent_app_type] => utility
[patent_app_number] => 13/106521
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2361
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106521
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106521 | Adding decoupling function for tap cells | May 11, 2011 | Issued |
Array
(
[id] => 8486946
[patent_doc_number] => 20120286353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'TRENCH MOS STRUCTURE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/106852
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2290
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106852
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106852 | Trench MOS structure and method for forming the same | May 11, 2011 | Issued |
Array
(
[id] => 9497113
[patent_doc_number] => 08735935
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Small size light emitting device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 13/070014
[patent_app_country] => US
[patent_app_date] => 2011-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 45
[patent_no_of_words] => 10703
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13070014
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/070014 | Small size light emitting device and manufacturing method of the same | Mar 22, 2011 | Issued |