
John P. Lacyk
Examiner (ID: 6851, Phone: (571)272-4728 , Office: P/3735 )
| Most Active Art Unit | 3735 |
| Art Unit(s) | 8300, 3736, 3791, 3311, 3305, 2899, 3735 |
| Total Applications | 2989 |
| Issued Applications | 2231 |
| Pending Applications | 277 |
| Abandoned Applications | 491 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20053748
[patent_doc_number] => 20250191970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => FULLY SELF-ALIGNED VIAS USING A HARDMASK AND ANTISPACERS
[patent_app_type] => utility
[patent_app_number] => 18/532873
[patent_app_country] => US
[patent_app_date] => 2023-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18532873
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/532873 | FULLY SELF-ALIGNED VIAS USING A HARDMASK AND ANTISPACERS | Dec 6, 2023 | Pending |
Array
(
[id] => 19981914
[patent_doc_number] => 12349416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Transistor structures with a metal oxide contact buffer and a method of fabricating the transistor structures
[patent_app_type] => utility
[patent_app_number] => 18/528545
[patent_app_country] => US
[patent_app_date] => 2023-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 5305
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18528545
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/528545 | Transistor structures with a metal oxide contact buffer and a method of fabricating the transistor structures | Dec 3, 2023 | Issued |
Array
(
[id] => 19288129
[patent_doc_number] => 20240224612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/524404
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18524404
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/524404 | Display Apparatus | Nov 29, 2023 | Pending |
Array
(
[id] => 19221457
[patent_doc_number] => 20240186161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SUBSTRATE PROCESSING METHOD, THERMAL PROCESSING APPARATUS, AND SEMICONDUCTOR MANUFACTURING EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 18/524241
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8444
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18524241
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/524241 | SUBSTRATE PROCESSING METHOD, THERMAL PROCESSING APPARATUS, AND SEMICONDUCTOR MANUFACTURING EQUIPMENT | Nov 29, 2023 | Pending |
Array
(
[id] => 19906908
[patent_doc_number] => 12283929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Audio amplifier circuitry
[patent_app_type] => utility
[patent_app_number] => 18/521667
[patent_app_country] => US
[patent_app_date] => 2023-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5893
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18521667
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/521667 | Audio amplifier circuitry | Nov 27, 2023 | Issued |
Array
(
[id] => 19741217
[patent_doc_number] => 12218062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Method of fabricating a semiconductor memory device including an extension gate cutting region
[patent_app_type] => utility
[patent_app_number] => 18/514716
[patent_app_country] => US
[patent_app_date] => 2023-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 10470
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18514716
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/514716 | Method of fabricating a semiconductor memory device including an extension gate cutting region | Nov 19, 2023 | Issued |
Array
(
[id] => 19191453
[patent_doc_number] => 20240170366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SEMICONDUCTOR PACKAGE WITH A HEAT DISSIPATION MEMBER
[patent_app_type] => utility
[patent_app_number] => 18/512640
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512640
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512640 | SEMICONDUCTOR PACKAGE WITH A HEAT DISSIPATION MEMBER | Nov 16, 2023 | Pending |
Array
(
[id] => 20496639
[patent_doc_number] => 12538529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-27
[patent_title] => Epitaxial fin structures of FINFET having an epitaxial buffer region and an epitaxial capping region
[patent_app_type] => utility
[patent_app_number] => 18/511711
[patent_app_country] => US
[patent_app_date] => 2023-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 5236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18511711
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/511711 | Epitaxial fin structures of FINFET having an epitaxial buffer region and an epitaxial capping region | Nov 15, 2023 | Issued |
Array
(
[id] => 19023149
[patent_doc_number] => 20240079320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => PACKAGED TRANSISTOR WITH CHANNELED DIE ATTACH MATERIALS AND PROCESS OF IMPLEMENTING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/505197
[patent_app_country] => US
[patent_app_date] => 2023-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18169
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505197
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/505197 | PACKAGED TRANSISTOR WITH CHANNELED DIE ATTACH MATERIALS AND PROCESS OF IMPLEMENTING THE SAME | Nov 8, 2023 | Pending |
Array
(
[id] => 20004711
[patent_doc_number] => 20250142933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => RADIO FREQUENCY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/505135
[patent_app_country] => US
[patent_app_date] => 2023-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505135
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/505135 | RADIO FREQUENCY DEVICE | Nov 8, 2023 | Pending |
Array
(
[id] => 19161885
[patent_doc_number] => 20240154592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => CIRCUITRY FOR AND METHODS OF GAIN CONTROL
[patent_app_type] => utility
[patent_app_number] => 18/505734
[patent_app_country] => US
[patent_app_date] => 2023-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505734
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/505734 | CIRCUITRY FOR AND METHODS OF GAIN CONTROL | Nov 8, 2023 | Pending |
Array
(
[id] => 20011815
[patent_doc_number] => 20250150037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => DUAL-OUTPUT AMPLIFIER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/504753
[patent_app_country] => US
[patent_app_date] => 2023-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18504753
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/504753 | DUAL-OUTPUT AMPLIFIER CIRCUIT | Nov 7, 2023 | Pending |
Array
(
[id] => 19305904
[patent_doc_number] => 20240234484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/505035
[patent_app_country] => US
[patent_app_date] => 2023-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505035
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/505035 | SEMICONDUCTOR DEVICES | Nov 7, 2023 | Pending |
Array
(
[id] => 19147196
[patent_doc_number] => 20240146249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => Power Amplifier Equalizer
[patent_app_type] => utility
[patent_app_number] => 18/503814
[patent_app_country] => US
[patent_app_date] => 2023-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18503814
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/503814 | Power amplifier equalizer | Nov 6, 2023 | Issued |
Array
(
[id] => 19858244
[patent_doc_number] => 12261095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Semiconductor package having an encapulant comprising conductive fillers and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 18/499964
[patent_app_country] => US
[patent_app_date] => 2023-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 14009
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18499964
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/499964 | Semiconductor package having an encapulant comprising conductive fillers and method of manufacture | Oct 31, 2023 | Issued |
Array
(
[id] => 19007910
[patent_doc_number] => 20240071981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => METHOD OF FABRICATING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/499242
[patent_app_country] => US
[patent_app_date] => 2023-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18499242
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/499242 | Method of fabricating semiconductor structure including a barrier structure in between a plurality of surface mount components and a wafer | Oct 31, 2023 | Issued |
Array
(
[id] => 19385510
[patent_doc_number] => 20240275380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => CHARGE PUMP SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/385451
[patent_app_country] => US
[patent_app_date] => 2023-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18385451
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/385451 | CHARGE PUMP SYSTEM | Oct 30, 2023 | Pending |
Array
(
[id] => 19995547
[patent_doc_number] => 20250133769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => THREE-DIMENSIONAL (3D) TRENCHED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR (MOSFET) DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/383080
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18383080
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/383080 | THREE-DIMENSIONAL (3D) TRENCHED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR (MOSFET) DEVICE AND METHOD FOR FABRICATING THE SAME | Oct 23, 2023 | Pending |
Array
(
[id] => 19679947
[patent_doc_number] => 12191823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Parallel cascode amplifier for enhanced low-power mode efficiency
[patent_app_type] => utility
[patent_app_number] => 18/493287
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5598
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18493287
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/493287 | Parallel cascode amplifier for enhanced low-power mode efficiency | Oct 23, 2023 | Issued |
Array
(
[id] => 19349466
[patent_doc_number] => 20240258430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/383065
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18383065
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/383065 | SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME | Oct 23, 2023 | Pending |