John P. Trimmings

Array ( [id] => 6648250 [patent_doc_number] => 20100037109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'METHOD FOR AT-SPEED TESTING OF MEMORY INTERFACE USING SCAN' [patent_app_type] => utility [patent_app_number] => 12/579572 [patent_app_country] => US [patent_app_date] => 2009-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6835 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20100037109.pdf [firstpage_image] =>[orig_patent_app_number] => 12579572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6579770 [patent_doc_number] => 20100097102 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-22 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/579097 [patent_app_country] => US [patent_app_date] => 2009-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6007 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20100097102.pdf [firstpage_image] =>[orig_patent_app_number] => 12579097 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8552329 [patent_doc_number] => 08327228 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-04 [patent_title] => 'Home agent data and memory management' [patent_app_type] => utility [patent_app_number] => 12/571381 [patent_app_country] => US [patent_app_date] => 2009-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7725 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12571381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6117942 [patent_doc_number] => 20110075615 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'RECURSIVE REALIZATION OF POLYNOMIAL PERMUTATION INTERLEAVING' [patent_app_type] => utility [patent_app_number] => 12/571319 [patent_app_country] => US [patent_app_date] => 2009-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8042 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20110075615.pdf [firstpage_image] =>[orig_patent_app_number] => 12571319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6629468 [patent_doc_number] => 20100100791 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-22 [patent_title] => 'System and method for low complexity raptor codes for multimedia broadcast/multicast service' [patent_app_type] => utility [patent_app_number] => 12/586864 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8947 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20100100791.pdf [firstpage_image] =>[orig_patent_app_number] => 12586864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8273200 [patent_doc_number] => 08214721 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'System and method for achieving higher data rates in physical layer devices' [patent_app_type] => utility [patent_app_number] => 12/569543 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4012 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12569543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6396810 [patent_doc_number] => 20100318873 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-16 [patent_title] => 'Tree Decoding Method For Decoding Linear Block Codes' [patent_app_type] => utility [patent_app_number] => 12/568673 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6541 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0318/20100318873.pdf [firstpage_image] =>[orig_patent_app_number] => 12568673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8389091 [patent_doc_number] => 08266501 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Stripe based memory operation' [patent_app_type] => utility [patent_app_number] => 12/569412 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9435 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12569412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8285758 [patent_doc_number] => 08219873 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-07-10 [patent_title] => 'LDPC selective decoding scheduling using a cost function' [patent_app_type] => utility [patent_app_number] => 12/587012 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5605 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12587012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8183210 [patent_doc_number] => 08181073 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-15 [patent_title] => 'SRAM macro test flop' [patent_app_type] => utility [patent_app_number] => 12/565689 [patent_app_country] => US [patent_app_date] => 2009-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 7667 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/181/08181073.pdf [firstpage_image] =>[orig_patent_app_number] => 12565689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6388491 [patent_doc_number] => 20100083042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'DATA PROCESSING DEVICE CAPABLE OF AUTOMATICALLY RETRANSMITTING DATA FILE DELETED FROM SERVER' [patent_app_type] => utility [patent_app_number] => 12/554125 [patent_app_country] => US [patent_app_date] => 2009-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5711 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20100083042.pdf [firstpage_image] =>[orig_patent_app_number] => 12554125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6031872 [patent_doc_number] => 20110055671 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'ADVANCED MEMORY DEVICE HAVING IMPROVED PERFORMANCE, REDUCED POWER AND INCREASED RELIABILITY' [patent_app_type] => utility [patent_app_number] => 12/553400 [patent_app_country] => US [patent_app_date] => 2009-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 57 [patent_figures_cnt] => 57 [patent_no_of_words] => 21911 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20110055671.pdf [firstpage_image] =>[orig_patent_app_number] => 12553400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5932426 [patent_doc_number] => 20110040924 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'Controller and Method for Detecting a Transmission Error Over a NAND Interface Using Error Detection Code' [patent_app_type] => utility [patent_app_number] => 12/539407 [patent_app_country] => US [patent_app_date] => 2009-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 20052 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20110040924.pdf [firstpage_image] =>[orig_patent_app_number] => 12539407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5300751 [patent_doc_number] => 20090295403 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'INTER-DEVICE CONNECTION TEST CIRCUIT GENERATING METHOD, GENERATION APPARATUS, AND ITS STORAGE MEDIUM' [patent_app_type] => utility [patent_app_number] => 12/538460 [patent_app_country] => US [patent_app_date] => 2009-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9487 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20090295403.pdf [firstpage_image] =>[orig_patent_app_number] => 12538460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8033737 [patent_doc_number] => 08145963 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-27 [patent_title] => 'Semiconductor integrated circuit device and delay fault testing method thereof' [patent_app_type] => utility [patent_app_number] => 12/533639 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5286 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/145/08145963.pdf [firstpage_image] =>[orig_patent_app_number] => 12533639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948959 [patent_doc_number] => 20110107171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-05 [patent_title] => 'RECEPTION METHOD AND RECEPTION DEVICE' [patent_app_type] => utility [patent_app_number] => 13/002416 [patent_app_country] => US [patent_app_date] => 2009-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16505 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20110107171.pdf [firstpage_image] =>[orig_patent_app_number] => 13002416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 28400 [patent_doc_number] => 07797591 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Semiconductor integrated circuit, design support software system, and automatic test pattern generation system' [patent_app_type] => utility [patent_app_number] => 12/503336 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6928 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 469 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/797/07797591.pdf [firstpage_image] =>[orig_patent_app_number] => 12503336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7982753 [patent_doc_number] => 08074135 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-12-06 [patent_title] => 'Apparatus and method for testing and debugging an integrated circuit' [patent_app_type] => utility [patent_app_number] => 12/500245 [patent_app_country] => US [patent_app_date] => 2009-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3316 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/074/08074135.pdf [firstpage_image] =>[orig_patent_app_number] => 12500245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7547988 [patent_doc_number] => 08055969 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-08 [patent_title] => 'Multi-strobe circuit' [patent_app_type] => utility [patent_app_number] => 12/498781 [patent_app_country] => US [patent_app_date] => 2009-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3946 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/055/08055969.pdf [firstpage_image] =>[orig_patent_app_number] => 12498781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6363715 [patent_doc_number] => 20100332931 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'Method for Speeding Up Serial Data Tolerance Testing' [patent_app_type] => utility [patent_app_number] => 12/494624 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5637 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0332/20100332931.pdf [firstpage_image] =>[orig_patent_app_number] => 12494624 [rel_patent_id] =>[rel_patent_doc_number] =>)