John P. Trimmings

Array ( [id] => 7510588 [patent_doc_number] => 08037375 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Fast data eye retraining for a memory' [patent_app_type] => utility [patent_app_number] => 12/459420 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4024 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/037/08037375.pdf [firstpage_image] =>[orig_patent_app_number] => 12459420 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7803789 [patent_doc_number] => 08132073 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-03-06 [patent_title] => 'Distributed storage system with enhanced security' [patent_app_type] => utility [patent_app_number] => 12/495189 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 12749 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/132/08132073.pdf [firstpage_image] =>[orig_patent_app_number] => 12495189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7982745 [patent_doc_number] => 08074131 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Generic debug external connection (GDXC) for high integration integrated circuits' [patent_app_type] => utility [patent_app_number] => 12/495583 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5407 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/074/08074131.pdf [firstpage_image] =>[orig_patent_app_number] => 12495583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8011053 [patent_doc_number] => 08086944 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-27 [patent_title] => 'Hard disk drive with data error recovery using multiple reads and derived reliability information' [patent_app_type] => utility [patent_app_number] => 12/493925 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2051 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/086/08086944.pdf [firstpage_image] =>[orig_patent_app_number] => 12493925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5467786 [patent_doc_number] => 20090327986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'GENERATING RESPONSES TO PATTERNS STIMULATING AN ELECTRONIC CIRCUIT WITH TIMING EXCEPTION PATHS' [patent_app_type] => utility [patent_app_number] => 12/494121 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 14149 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20090327986.pdf [firstpage_image] =>[orig_patent_app_number] => 12494121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7525039 [patent_doc_number] => 08028209 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-27 [patent_title] => 'Scalable scan system for system-on-chip design' [patent_app_type] => utility [patent_app_number] => 12/493050 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 8665 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/028/08028209.pdf [firstpage_image] =>[orig_patent_app_number] => 12493050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7798484 [patent_doc_number] => 08127202 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Use of alternative value in cell detection' [patent_app_type] => utility [patent_app_number] => 12/489618 [patent_app_country] => US [patent_app_date] => 2009-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 17826 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/127/08127202.pdf [firstpage_image] =>[orig_patent_app_number] => 12489618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9781380 [patent_doc_number] => 08856603 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-07 [patent_title] => 'Method for detecting and correcting errors for a memory whose structure shows dissymmetrical behavior, corresponding memory and its use' [patent_app_type] => utility [patent_app_number] => 12/999485 [patent_app_country] => US [patent_app_date] => 2009-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 5075 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12999485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7521084 [patent_doc_number] => 07975193 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-05 [patent_title] => 'Solid state storage end of life prediction with correction history' [patent_app_type] => utility [patent_app_number] => 12/475716 [patent_app_country] => US [patent_app_date] => 2009-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4906 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/975/07975193.pdf [firstpage_image] =>[orig_patent_app_number] => 12475716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6414530 [patent_doc_number] => 20100306604 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'METHOD AND CIRCUIT FOR BROWNOUT DETECTION IN A MEMORY SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/473934 [patent_app_country] => US [patent_app_date] => 2009-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8513 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0306/20100306604.pdf [firstpage_image] =>[orig_patent_app_number] => 12473934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5305796 [patent_doc_number] => 20090300448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'SCAN FLIP-FLOP DEVICE' [patent_app_type] => utility [patent_app_number] => 12/466600 [patent_app_country] => US [patent_app_date] => 2009-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5992 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0300/20090300448.pdf [firstpage_image] =>[orig_patent_app_number] => 12466600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463738 [patent_doc_number] => 20100281347 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-04 [patent_title] => 'VITERBI DETECTOR THAT ASSOCIATES MULTIPLE DATA DEPENDENT NOISE PREDICTION FILTERS WITH EACH POSSIBLE BIT PATTERN' [patent_app_type] => utility [patent_app_number] => 12/434958 [patent_app_country] => US [patent_app_date] => 2009-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3019 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0281/20100281347.pdf [firstpage_image] =>[orig_patent_app_number] => 12434958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8472778 [patent_doc_number] => 08301971 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Digital broadcasting system and error correction method thereof' [patent_app_type] => utility [patent_app_number] => 12/434643 [patent_app_country] => US [patent_app_date] => 2009-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6857 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12434643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8540540 [patent_doc_number] => 08316267 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-20 [patent_title] => 'Error concealment' [patent_app_type] => utility [patent_app_number] => 12/434449 [patent_app_country] => US [patent_app_date] => 2009-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8968 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12434449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4479487 [patent_doc_number] => 07945822 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-17 [patent_title] => 'Storing data to multi-chip low-latency random read memory device using non-aligned striping' [patent_app_type] => utility [patent_app_number] => 12/430783 [patent_app_country] => US [patent_app_date] => 2009-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 14507 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/945/07945822.pdf [firstpage_image] =>[orig_patent_app_number] => 12430783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317703 [patent_doc_number] => 20090282301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'APPARATUS, SYSTEM, AND METHOD FOR BAD BLOCK REMAPPING' [patent_app_type] => utility [patent_app_number] => 12/419223 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11764 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282301.pdf [firstpage_image] =>[orig_patent_app_number] => 12419223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317703 [patent_doc_number] => 20090282301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'APPARATUS, SYSTEM, AND METHOD FOR BAD BLOCK REMAPPING' [patent_app_type] => utility [patent_app_number] => 12/419223 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11764 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282301.pdf [firstpage_image] =>[orig_patent_app_number] => 12419223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317703 [patent_doc_number] => 20090282301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'APPARATUS, SYSTEM, AND METHOD FOR BAD BLOCK REMAPPING' [patent_app_type] => utility [patent_app_number] => 12/419223 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11764 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282301.pdf [firstpage_image] =>[orig_patent_app_number] => 12419223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317703 [patent_doc_number] => 20090282301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'APPARATUS, SYSTEM, AND METHOD FOR BAD BLOCK REMAPPING' [patent_app_type] => utility [patent_app_number] => 12/419223 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11764 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282301.pdf [firstpage_image] =>[orig_patent_app_number] => 12419223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8449230 [patent_doc_number] => 08291299 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-16 [patent_title] => 'Turbo-equalization methods for iterative decoders' [patent_app_type] => utility [patent_app_number] => 12/524418 [patent_app_country] => US [patent_app_date] => 2009-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6726 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12524418 [rel_patent_id] =>[rel_patent_doc_number] =>)