John P. Trimmings

Array ( [id] => 7679564 [patent_doc_number] => 20100107023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'PROTECTING DATA ON INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/259903 [patent_app_country] => US [patent_app_date] => 2008-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5333 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20100107023.pdf [firstpage_image] =>[orig_patent_app_number] => 12259903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6629421 [patent_doc_number] => 20100100786 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-22 [patent_title] => 'SERIAL TEST MODE OF AN INTEGRATED CIRCUIT (IC)' [patent_app_type] => utility [patent_app_number] => 12/253783 [patent_app_country] => US [patent_app_date] => 2008-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5639 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20100100786.pdf [firstpage_image] =>[orig_patent_app_number] => 12253783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4550157 [patent_doc_number] => 07925949 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Embedded processor' [patent_app_type] => utility [patent_app_number] => 12/252223 [patent_app_country] => US [patent_app_date] => 2008-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 8751 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/925/07925949.pdf [firstpage_image] =>[orig_patent_app_number] => 12252223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5587409 [patent_doc_number] => 20090106611 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-23 [patent_title] => 'Microelectronic device and pin arrangement method thereof' [patent_app_type] => utility [patent_app_number] => 12/287831 [patent_app_country] => US [patent_app_date] => 2008-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2693 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20090106611.pdf [firstpage_image] =>[orig_patent_app_number] => 12287831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7537699 [patent_doc_number] => 08051342 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-01 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/249400 [patent_app_country] => US [patent_app_date] => 2008-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4786 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/051/08051342.pdf [firstpage_image] =>[orig_patent_app_number] => 12249400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8899525 [patent_doc_number] => 08479059 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-02 [patent_title] => 'Radio communication device, radio communication system, program and radio communication method' [patent_app_type] => utility [patent_app_number] => 12/741536 [patent_app_country] => US [patent_app_date] => 2008-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 28 [patent_no_of_words] => 16662 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12741536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4586971 [patent_doc_number] => 07849373 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-07 [patent_title] => 'Method of testing a memory module and hub of the memory module' [patent_app_type] => utility [patent_app_number] => 12/285149 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 8140 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/849/07849373.pdf [firstpage_image] =>[orig_patent_app_number] => 12285149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5286629 [patent_doc_number] => 20090100304 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-16 [patent_title] => 'Hardware and Software Co-test Method for FPGA' [patent_app_type] => utility [patent_app_number] => 12/238674 [patent_app_country] => US [patent_app_date] => 2008-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2264 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20090100304.pdf [firstpage_image] =>[orig_patent_app_number] => 12238674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7542948 [patent_doc_number] => 08060797 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-15 [patent_title] => 'Semiconductor storage device' [patent_app_type] => utility [patent_app_number] => 12/529282 [patent_app_country] => US [patent_app_date] => 2008-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 12391 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/060/08060797.pdf [firstpage_image] =>[orig_patent_app_number] => 12529282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5273664 [patent_doc_number] => 20090077440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'Apparatus and method for verifying target cicuit' [patent_app_type] => utility [patent_app_number] => 12/232436 [patent_app_country] => US [patent_app_date] => 2008-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10103 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20090077440.pdf [firstpage_image] =>[orig_patent_app_number] => 12232436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8412616 [patent_doc_number] => 08276028 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-25 [patent_title] => 'Using error information from nearby locations to recover uncorrectable data in non-volatile memory' [patent_app_type] => utility [patent_app_number] => 12/283861 [patent_app_country] => US [patent_app_date] => 2008-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3762 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12283861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 188516 [patent_doc_number] => 07650544 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-19 [patent_title] => 'Test mode control circuit' [patent_app_type] => utility [patent_app_number] => 12/209966 [patent_app_country] => US [patent_app_date] => 2008-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2687 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/650/07650544.pdf [firstpage_image] =>[orig_patent_app_number] => 12209966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5286626 [patent_doc_number] => 20090100301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-16 [patent_title] => 'RECEPTION DEVICE, RECEPTION METHOD, INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND PROGRAM' [patent_app_type] => utility [patent_app_number] => 12/208466 [patent_app_country] => US [patent_app_date] => 2008-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 18132 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20090100301.pdf [firstpage_image] =>[orig_patent_app_number] => 12208466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5286640 [patent_doc_number] => 20090100315 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-16 [patent_title] => 'METHODS AND APPARATUS FOR PROVIDING ERROR CORRECTION TO UNWRITTEN PAGES AND FOR IDENTIFYING UNWRITTEN PAGES IN FLASH MEMORY' [patent_app_type] => utility [patent_app_number] => 12/207507 [patent_app_country] => US [patent_app_date] => 2008-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5588 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20090100315.pdf [firstpage_image] =>[orig_patent_app_number] => 12207507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4590187 [patent_doc_number] => 07831881 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'Apparatus and method for hybrid detection of memory data' [patent_app_type] => utility [patent_app_number] => 12/230832 [patent_app_country] => US [patent_app_date] => 2008-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7809 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/831/07831881.pdf [firstpage_image] =>[orig_patent_app_number] => 12230832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8208295 [patent_doc_number] => 08190981 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-29 [patent_title] => 'Apparatus and method for transmitting and receiving data in a communication system using low density parity check codes' [patent_app_type] => utility [patent_app_number] => 12/229917 [patent_app_country] => US [patent_app_date] => 2008-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 10866 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/190/08190981.pdf [firstpage_image] =>[orig_patent_app_number] => 12229917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5411868 [patent_doc_number] => 20090125767 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'Methods for the Support of JTAG for Source Synchronous Interfaces' [patent_app_type] => utility [patent_app_number] => 12/189304 [patent_app_country] => US [patent_app_date] => 2008-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1407 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20090125767.pdf [firstpage_image] =>[orig_patent_app_number] => 12189304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8412637 [patent_doc_number] => 08276049 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-25 [patent_title] => 'Information processing device and method' [patent_app_type] => utility [patent_app_number] => 12/222346 [patent_app_country] => US [patent_app_date] => 2008-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 4409 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12222346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4462580 [patent_doc_number] => 07895484 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-22 [patent_title] => 'Semiconductor device, memory system and control method of the semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/186140 [patent_app_country] => US [patent_app_date] => 2008-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 4809 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/895/07895484.pdf [firstpage_image] =>[orig_patent_app_number] => 12186140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9012530 [patent_doc_number] => 08527851 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-03 [patent_title] => 'System and method for using the universal multipole for the implementation of a configurable binary Bose-Chaudhuri-Hocquenghem (BCH) encoder with variable number of errors' [patent_app_type] => utility [patent_app_number] => 12/221484 [patent_app_country] => US [patent_app_date] => 2008-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4893 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12221484 [rel_patent_id] =>[rel_patent_doc_number] =>)