Search

John S Maples

Examiner (ID: 5405)

Most Active Art Unit
1745
Art Unit(s)
1104, 1754, 1795, 2203, 1741, 2201, 1111, 1107, 1723, 1745, 1728, 2202
Total Applications
2365
Issued Applications
1875
Pending Applications
115
Abandoned Applications
375

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 17706937 [patent_doc_number] => 20220206943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-30 [patent_title] => DEDICATED BOUND INFORMATION REGISTER FILE FOR PROTECTING AGAINST OUT-OF-BOUNDS MEMORY REFERENCES [patent_app_type] => utility [patent_app_number] => 17/137666 [patent_app_country] => US [patent_app_date] => 2020-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7058 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17137666 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/137666
Dedicated bound information register file for protecting against out-of-bounds memory references Dec 29, 2020 Issued
Array ( [id] => 17706937 [patent_doc_number] => 20220206943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-30 [patent_title] => DEDICATED BOUND INFORMATION REGISTER FILE FOR PROTECTING AGAINST OUT-OF-BOUNDS MEMORY REFERENCES [patent_app_type] => utility [patent_app_number] => 17/137666 [patent_app_country] => US [patent_app_date] => 2020-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7058 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17137666 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/137666
Dedicated bound information register file for protecting against out-of-bounds memory references Dec 29, 2020 Issued
Array ( [id] => 17238417 [patent_doc_number] => 11182297 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2021-11-23 [patent_title] => Electronic apparatus and information providing method using the same [patent_app_type] => utility [patent_app_number] => 17/136555 [patent_app_country] => US [patent_app_date] => 2020-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7089 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136555 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/136555
Electronic apparatus and information providing method using the same Dec 28, 2020 Issued
Array ( [id] => 17507562 [patent_doc_number] => 20220100665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-31 [patent_title] => Promoting Prefetched Data from a Cache Memory to Registers in a Processor [patent_app_type] => utility [patent_app_number] => 17/135832 [patent_app_country] => US [patent_app_date] => 2020-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 22108 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -24 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135832 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/135832
Promoting prefetched data from a cache memory to registers in a processor Dec 27, 2020 Issued
Array ( [id] => 17507561 [patent_doc_number] => 20220100664 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-31 [patent_title] => PREFETCH DISABLE OF MEMORY REQUESTS TARGETING DATA LACKING LOCALITY [patent_app_type] => utility [patent_app_number] => 17/132769 [patent_app_country] => US [patent_app_date] => 2020-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7882 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132769 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/132769
Prefetch disable of memory requests targeting data lacking locality Dec 22, 2020 Issued
Array ( [id] => 17499485 [patent_doc_number] => 11288191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-03-29 [patent_title] => Range based flushing mechanism [patent_app_type] => utility [patent_app_number] => 17/132147 [patent_app_country] => US [patent_app_date] => 2020-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 28 [patent_no_of_words] => 22843 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132147 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/132147
Range based flushing mechanism Dec 22, 2020 Issued
Array ( [id] => 16780055 [patent_doc_number] => 20210117134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-04-22 [patent_title] => TECHNOLOGIES FOR STORAGE AND PROCESSING FOR DISTRIBUTED FILE SYSTEMS [patent_app_type] => utility [patent_app_number] => 17/132974 [patent_app_country] => US [patent_app_date] => 2020-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 27144 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132974 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/132974
TECHNOLOGIES FOR STORAGE AND PROCESSING FOR DISTRIBUTED FILE SYSTEMS Dec 22, 2020 Pending
Array ( [id] => 17690529 [patent_doc_number] => 20220197822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-23 [patent_title] => 64-BIT VIRTUAL ADDRESSES HAVING METADATA BIT(S) AND CANONICALITY CHECK THAT DOES NOT FAIL DUE TO NON-CANONICAL VALUES OF METADATA BIT(S) [patent_app_type] => utility [patent_app_number] => 17/133570 [patent_app_country] => US [patent_app_date] => 2020-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 21555 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133570 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/133570
64-BIT VIRTUAL ADDRESSES HAVING METADATA BIT(S) AND CANONICALITY CHECK THAT DOES NOT FAIL DUE TO NON-CANONICAL VALUES OF METADATA BIT(S) Dec 22, 2020 Pending
Array ( [id] => 17557941 [patent_doc_number] => 11314645 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-04-26 [patent_title] => Cache stash relay [patent_app_type] => utility [patent_app_number] => 17/123527 [patent_app_country] => US [patent_app_date] => 2020-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5200 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17123527 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/123527
Cache stash relay Dec 15, 2020 Issued
Array ( [id] => 18480038 [patent_doc_number] => 11693778 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-07-04 [patent_title] => Cache grouping for increasing performance and fairness in shared caches [patent_app_type] => utility [patent_app_number] => 17/118612 [patent_app_country] => US [patent_app_date] => 2020-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8072 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17118612 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/118612
Cache grouping for increasing performance and fairness in shared caches Dec 10, 2020 Issued
Array ( [id] => 16723472 [patent_doc_number] => 20210090619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-03-25 [patent_title] => MULTI-PORT MEMORY DEVICE AND A METHOD OF USING THE SAME [patent_app_type] => utility [patent_app_number] => 17/118238 [patent_app_country] => US [patent_app_date] => 2020-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5598 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17118238 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/118238
Multi-port memory device and a method of using the same Dec 9, 2020 Issued
Array ( [id] => 18136213 [patent_doc_number] => 11561892 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-01-24 [patent_title] => Garbage collection adapted to user device access [patent_app_type] => utility [patent_app_number] => 17/118152 [patent_app_country] => US [patent_app_date] => 2020-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 16707 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17118152 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/118152
Garbage collection adapted to user device access Dec 9, 2020 Issued
Array ( [id] => 17409022 [patent_doc_number] => 11249907 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-02-15 [patent_title] => Write-back cache policy to limit data transfer time to a memory device [patent_app_type] => utility [patent_app_number] => 17/114613 [patent_app_country] => US [patent_app_date] => 2020-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 11042 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17114613 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/114613
Write-back cache policy to limit data transfer time to a memory device Dec 7, 2020 Issued
Array ( [id] => 17643808 [patent_doc_number] => 20220171546 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-02 [patent_title] => PEAK POWER MANAGEMENT IN A MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 17/110103 [patent_app_country] => US [patent_app_date] => 2020-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19174 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17110103 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/110103
Peak power management in a memory device Dec 1, 2020 Issued
Array ( [id] => 16887577 [patent_doc_number] => 20210173774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-06-10 [patent_title] => MEMORY DEVICES HAVING SELECTIVELY-ACTIVATED TERMINATION DEVICES [patent_app_type] => utility [patent_app_number] => 17/098491 [patent_app_country] => US [patent_app_date] => 2020-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6691 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17098491 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/098491
Memory devices having selectively-activated termination devices Nov 15, 2020 Issued
Array ( [id] => 17423166 [patent_doc_number] => 11256620 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-02-22 [patent_title] => Cache management based on memory device over-provisioning [patent_app_type] => utility [patent_app_number] => 17/097477 [patent_app_country] => US [patent_app_date] => 2020-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7130 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17097477 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/097477
Cache management based on memory device over-provisioning Nov 12, 2020 Issued
Array ( [id] => 18291352 [patent_doc_number] => 11620222 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-04-04 [patent_title] => Methods and apparatus for atomic operations with multiple processing paths [patent_app_type] => utility [patent_app_number] => 17/086323 [patent_app_country] => US [patent_app_date] => 2020-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5443 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17086323 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/086323
Methods and apparatus for atomic operations with multiple processing paths Oct 29, 2020 Issued
Array ( [id] => 17288328 [patent_doc_number] => 11204878 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2021-12-21 [patent_title] => Writebacks of prefetched data [patent_app_type] => utility [patent_app_number] => 17/065834 [patent_app_country] => US [patent_app_date] => 2020-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6087 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17065834 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/065834
Writebacks of prefetched data Oct 7, 2020 Issued
Array ( [id] => 17729624 [patent_doc_number] => 11386014 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-07-12 [patent_title] => Method and system for low latency data management [patent_app_type] => utility [patent_app_number] => 17/064340 [patent_app_country] => US [patent_app_date] => 2020-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 9793 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17064340 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/064340
Method and system for low latency data management Oct 5, 2020 Issued
Array ( [id] => 17252986 [patent_doc_number] => 11188475 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2021-11-30 [patent_title] => Apparatus and method for managing caches in a cache hierarchy [patent_app_type] => utility [patent_app_number] => 17/061965 [patent_app_country] => US [patent_app_date] => 2020-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 8173 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17061965 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/061965
Apparatus and method for managing caches in a cache hierarchy Oct 1, 2020 Issued
Menu