
John W. Poos
Examiner (ID: 7981, Phone: (571)270-5077 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2816, 2896, 2842, 4125 |
| Total Applications | 1592 |
| Issued Applications | 1425 |
| Pending Applications | 126 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15463621
[patent_doc_number] => 20200044635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => MILLER CLAMP DRIVER WITH FEEDBACK BIAS CONTROL
[patent_app_type] => utility
[patent_app_number] => 16/428345
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10167
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428345
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428345 | Miller Clamp driver with feedback bias control | May 30, 2019 | Issued |
Array
(
[id] => 15219325
[patent_doc_number] => 20190372349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => Idi
[patent_app_type] => utility
[patent_app_number] => 16/425932
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2825
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 9
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425932 | Idi | May 28, 2019 | Abandoned |
Array
(
[id] => 14902451
[patent_doc_number] => 20190294991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => FAST QUANTUM GATES WITH FIRST-ORDER TRANSITIONS VIA FREQUENCY-MODULATED TUNABLE COUPLING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/420363
[patent_app_country] => US
[patent_app_date] => 2019-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16420363
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/420363 | Fast quantum gates with first-order transitions via frequency-modulated tunable coupling element | May 22, 2019 | Issued |
Array
(
[id] => 17717226
[patent_doc_number] => 11381229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Clock spread spectrum circuit, electronic equipment, and clock spread spectrum method
[patent_app_type] => utility
[patent_app_number] => 16/980930
[patent_app_country] => US
[patent_app_date] => 2019-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 11850
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16980930
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/980930 | Clock spread spectrum circuit, electronic equipment, and clock spread spectrum method | Apr 22, 2019 | Issued |
Array
(
[id] => 14632323
[patent_doc_number] => 20190229534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => SYSTEM AND METHODS FOR POWER GENERATION
[patent_app_type] => utility
[patent_app_number] => 16/370367
[patent_app_country] => US
[patent_app_date] => 2019-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16370367
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/370367 | SYSTEM AND METHODS FOR POWER GENERATION | Mar 28, 2019 | Abandoned |
Array
(
[id] => 14589201
[patent_doc_number] => 20190222209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SEMICONDUCTOR DEVICE, ELECTRONIC COMPONENT, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/362777
[patent_app_country] => US
[patent_app_date] => 2019-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16362777
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/362777 | Semiconductor device, electronic component, and electronic device | Mar 24, 2019 | Issued |
Array
(
[id] => 15000179
[patent_doc_number] => 20190319047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/361878
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16361878
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/361878 | Semiconductor device | Mar 21, 2019 | Issued |
Array
(
[id] => 16133805
[patent_doc_number] => 10700681
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-06-30
[patent_title] => Paralleled power module with additional emitter/source path
[patent_app_type] => utility
[patent_app_number] => 16/355382
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 3083
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16355382
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/355382 | Paralleled power module with additional emitter/source path | Mar 14, 2019 | Issued |
Array
(
[id] => 16149539
[patent_doc_number] => 10707857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Methods and apparatus to improve switching conditions in a closed loop system
[patent_app_type] => utility
[patent_app_number] => 16/353853
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 15268
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353853
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353853 | Methods and apparatus to improve switching conditions in a closed loop system | Mar 13, 2019 | Issued |
Array
(
[id] => 15599719
[patent_doc_number] => 20200076394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => IC CHIP AND METHOD OF DETERMINING A FUSE TO BE CUT OFF
[patent_app_type] => utility
[patent_app_number] => 16/351844
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3521
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16351844
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/351844 | IC chip and method of determining a fuse to be cut off | Mar 12, 2019 | Issued |
Array
(
[id] => 17048505
[patent_doc_number] => 11101699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Power reception device, wearable device, and non-contact power feeding system
[patent_app_type] => utility
[patent_app_number] => 16/978547
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8377
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16978547
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/978547 | Power reception device, wearable device, and non-contact power feeding system | Mar 6, 2019 | Issued |
Array
(
[id] => 16721927
[patent_doc_number] => 20210089074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => INTEGRATED CIRCUIT AND ELECTRONIC DEVICE FOR CONTROLLING FUNCTION MODULES IN LOW-POWER STATE ACCORDING TO OPERATION STATE, AND CONTROL METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 16/971049
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16971049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/971049 | Integrated circuit and electronic device for controlling function modules in low-power state according to operation state, and control method therefor | Mar 4, 2019 | Issued |
Array
(
[id] => 14813773
[patent_doc_number] => 20190273496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => PIN DIODE DRIVER WITH ENERGY RECOVERY
[patent_app_type] => utility
[patent_app_number] => 16/293414
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16293414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/293414 | Pin diode driver with energy recovery | Mar 4, 2019 | Issued |
Array
(
[id] => 15626959
[patent_doc_number] => 20200083884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => GATE CONTROL CIRCUIT, POWER SUPPLY CIRCUIT, AND INVERTER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/286645
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8107
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286645
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286645 | Gate control circuit, power supply circuit, and inverter circuit | Feb 26, 2019 | Issued |
Array
(
[id] => 16219163
[patent_doc_number] => 10734989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Electronic circuit
[patent_app_type] => utility
[patent_app_number] => 16/286989
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 8962
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286989
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286989 | Electronic circuit | Feb 26, 2019 | Issued |
Array
(
[id] => 16594558
[patent_doc_number] => 10903840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Pad tracking circuit for high-voltage input-tolerant output buffer
[patent_app_type] => utility
[patent_app_number] => 16/285213
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3356
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16285213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/285213 | Pad tracking circuit for high-voltage input-tolerant output buffer | Feb 25, 2019 | Issued |
Array
(
[id] => 15626947
[patent_doc_number] => 20200083878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => SEMICONDUCTOR DEVICE AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/284182
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284182
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284182 | Semiconductor device and apparatus | Feb 24, 2019 | Issued |
Array
(
[id] => 15485773
[patent_doc_number] => 10558233
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-11
[patent_title] => Dynamic bias current generator and associated electronic device
[patent_app_type] => utility
[patent_app_number] => 16/285099
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4523
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 476
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16285099
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/285099 | Dynamic bias current generator and associated electronic device | Feb 24, 2019 | Issued |
Array
(
[id] => 19016641
[patent_doc_number] => 11923587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Transmission line for radiofrequency range current
[patent_app_type] => utility
[patent_app_number] => 17/433916
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 4581
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17433916
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/433916 | Transmission line for radiofrequency range current | Feb 24, 2019 | Issued |
Array
(
[id] => 17381780
[patent_doc_number] => 11239815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Resonance matching circuit
[patent_app_type] => utility
[patent_app_number] => 16/976437
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4054
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16976437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/976437 | Resonance matching circuit | Feb 24, 2019 | Issued |