John W Woolner

Array ( [id] => 1312257 [patent_doc_number] => 06610591 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-26 [patent_title] => 'Methods of ball grid array' [patent_app_type] => B1 [patent_app_number] => 09/645833 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6316 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/610/06610591.pdf [firstpage_image] =>[orig_patent_app_number] => 09645833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1411567 [patent_doc_number] => 06524881 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-25 [patent_title] => 'Method and apparatus for marking a bare semiconductor die' [patent_app_type] => B1 [patent_app_number] => 09/645904 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 6098 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/524/06524881.pdf [firstpage_image] =>[orig_patent_app_number] => 09645904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1414159 [patent_doc_number] => 06521486 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-18 [patent_title] => 'Method and system to reduce switching signal noise on a device and a device as result thereof' [patent_app_type] => B1 [patent_app_number] => 09/645923 [patent_app_country] => US [patent_app_date] => 2000-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2254 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/521/06521486.pdf [firstpage_image] =>[orig_patent_app_number] => 09645923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1545357 [patent_doc_number] => 06444562 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Nickel alloy films for reduced intermetallic formation in solder' [patent_app_type] => B1 [patent_app_number] => 09/641413 [patent_app_country] => US [patent_app_date] => 2000-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2215 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/444/06444562.pdf [firstpage_image] =>[orig_patent_app_number] => 09641413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415613 [patent_doc_number] => 06511904 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Reverse mask and nitride layer deposition for reduction of vertical capacitance variation in multi-layer metallization systems' [patent_app_type] => B1 [patent_app_number] => 09/639813 [patent_app_country] => US [patent_app_date] => 2000-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 5733 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/511/06511904.pdf [firstpage_image] =>[orig_patent_app_number] => 09639813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516133 [patent_doc_number] => 06420750 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Structure and method for buried-strap with reduced outdiffusion' [patent_app_type] => B1 [patent_app_number] => 09/635203 [patent_app_country] => US [patent_app_date] => 2000-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 3346 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420750.pdf [firstpage_image] =>[orig_patent_app_number] => 09635203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1299447 [patent_doc_number] => 06624000 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-23 [patent_title] => 'Method for making a monolithic wavelength converter assembly' [patent_app_type] => B1 [patent_app_number] => 09/614674 [patent_app_country] => US [patent_app_date] => 2000-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 5277 [patent_no_of_claims] => 82 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/624/06624000.pdf [firstpage_image] =>[orig_patent_app_number] => 09614674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494850 [patent_doc_number] => 06403421 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Semiconductor nonvolatile memory device and method of producing the same' [patent_app_type] => B1 [patent_app_number] => 09/583906 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 56 [patent_no_of_words] => 14877 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403421.pdf [firstpage_image] =>[orig_patent_app_number] => 09583906 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309981 [patent_doc_number] => 06316298 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Fabrication method for a flash memory device' [patent_app_type] => 1 [patent_app_number] => 9/535023 [patent_app_country] => US [patent_app_date] => 2000-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2719 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316298.pdf [firstpage_image] =>[orig_patent_app_number] => 535023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7636589 [patent_doc_number] => 06380066 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Methods for eliminating metal corrosion by FSG' [patent_app_type] => B1 [patent_app_number] => 09/531783 [patent_app_country] => US [patent_app_date] => 2000-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2698 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380066.pdf [firstpage_image] =>[orig_patent_app_number] => 09531783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1389799 [patent_doc_number] => 06544837 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-08 [patent_title] => 'SOI stacked DRAM logic' [patent_app_type] => B1 [patent_app_number] => 09/527743 [patent_app_country] => US [patent_app_date] => 2000-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3423 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/544/06544837.pdf [firstpage_image] =>[orig_patent_app_number] => 09527743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1435853 [patent_doc_number] => 06355496 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-03-12 [patent_title] => 'Electrode for optical waveguide element' [patent_app_type] => B2 [patent_app_number] => 09/527468 [patent_app_country] => US [patent_app_date] => 2000-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 58 [patent_no_of_words] => 4968 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355496.pdf [firstpage_image] =>[orig_patent_app_number] => 09527468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336904 [patent_doc_number] => 06313516 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Method for making high-sheet-resistance polysilicon resistors for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 9/524523 [patent_app_country] => US [patent_app_date] => 2000-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3283 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/313/06313516.pdf [firstpage_image] =>[orig_patent_app_number] => 524523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271694 [patent_doc_number] => 06323130 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Method for self-aligned formation of silicide contacts using metal silicon alloys for limited silicon consumption and for reduction of bridging' [patent_app_type] => 1 [patent_app_number] => 9/515033 [patent_app_country] => US [patent_app_date] => 2000-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4151 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323130.pdf [firstpage_image] =>[orig_patent_app_number] => 515033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4377851 [patent_doc_number] => 06303456 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method for making a finger capacitor with tuneable dielectric constant' [patent_app_type] => 1 [patent_app_number] => 9/514044 [patent_app_country] => US [patent_app_date] => 2000-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1586 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/303/06303456.pdf [firstpage_image] =>[orig_patent_app_number] => 514044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643889 [patent_doc_number] => 06429149 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Low temperature LPCVD PSG/BPSG process' [patent_app_type] => B1 [patent_app_number] => 09/511394 [patent_app_country] => US [patent_app_date] => 2000-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2947 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429149.pdf [firstpage_image] =>[orig_patent_app_number] => 09511394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542745 [patent_doc_number] => 06372637 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Method for making semiconductor devices having gradual slope contacts' [patent_app_type] => B1 [patent_app_number] => 09/510413 [patent_app_country] => US [patent_app_date] => 2000-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4945 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372637.pdf [firstpage_image] =>[orig_patent_app_number] => 09510413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1422332 [patent_doc_number] => 06518626 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Method of forming low dielectric silicon oxynitride spacer films highly selective of etchants' [patent_app_type] => B1 [patent_app_number] => 09/507463 [patent_app_country] => US [patent_app_date] => 2000-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3790 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518626.pdf [firstpage_image] =>[orig_patent_app_number] => 09507463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1446537 [patent_doc_number] => 06368900 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Method of fabricating an antifuse element' [patent_app_type] => B1 [patent_app_number] => 09/501374 [patent_app_country] => US [patent_app_date] => 2000-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2315 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/368/06368900.pdf [firstpage_image] =>[orig_patent_app_number] => 09501374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4194848 [patent_doc_number] => 06153905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Semiconductor component including MOSFET with asymmetric gate electrode where the drain electrode over portions of the lightly doped diffusion region without a gate dielectric' [patent_app_type] => 1 [patent_app_number] => 9/502694 [patent_app_country] => US [patent_app_date] => 2000-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 7810 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153905.pdf [firstpage_image] =>[orig_patent_app_number] => 502694 [rel_patent_id] =>[rel_patent_doc_number] =>)