
John Zazworsky
Examiner (ID: 16191)
| Most Active Art Unit | 2504 |
| Art Unit(s) | 2504, 2607, 2107 |
| Total Applications | 1204 |
| Issued Applications | 1067 |
| Pending Applications | 0 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2641554
[patent_doc_number] => 04914324
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-03
[patent_title] => 'Clamping circuit'
[patent_app_type] => 1
[patent_app_number] => 7/225816
[patent_app_country] => US
[patent_app_date] => 1988-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2751
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/914/04914324.pdf
[firstpage_image] =>[orig_patent_app_number] => 225816
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/225816 | Clamping circuit | Jul 28, 1988 | Issued |
Array
(
[id] => 2521261
[patent_doc_number] => 04864168
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-05
[patent_title] => 'Process for controlling an optical pnpn thyristor to be driven'
[patent_app_type] => 1
[patent_app_number] => 7/223600
[patent_app_country] => US
[patent_app_date] => 1988-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 3351
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/864/04864168.pdf
[firstpage_image] =>[orig_patent_app_number] => 223600
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/223600 | Process for controlling an optical pnpn thyristor to be driven | Jul 24, 1988 | Issued |
Array
(
[id] => 2493638
[patent_doc_number] => 04859884
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-22
[patent_title] => 'Gate signal generator for thyristor valve'
[patent_app_type] => 1
[patent_app_number] => 7/216538
[patent_app_country] => US
[patent_app_date] => 1988-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 2766
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/859/04859884.pdf
[firstpage_image] =>[orig_patent_app_number] => 216538
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/216538 | Gate signal generator for thyristor valve | Jul 7, 1988 | Issued |
Array
(
[id] => 2487883
[patent_doc_number] => 04866302
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-12
[patent_title] => 'Time domain reflectometer'
[patent_app_type] => 1
[patent_app_number] => 7/216146
[patent_app_country] => US
[patent_app_date] => 1988-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 5029
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/866/04866302.pdf
[firstpage_image] =>[orig_patent_app_number] => 216146
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/216146 | Time domain reflectometer | Jul 6, 1988 | Issued |
Array
(
[id] => 2528890
[patent_doc_number] => 04873457
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-10
[patent_title] => 'Integrated sample and hold circuit'
[patent_app_type] => 1
[patent_app_number] => 7/214973
[patent_app_country] => US
[patent_app_date] => 1988-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2886
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/873/04873457.pdf
[firstpage_image] =>[orig_patent_app_number] => 214973
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/214973 | Integrated sample and hold circuit | Jul 4, 1988 | Issued |
Array
(
[id] => 2612566
[patent_doc_number] => 04902913
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-20
[patent_title] => 'Analog comparator'
[patent_app_type] => 1
[patent_app_number] => 7/214086
[patent_app_country] => US
[patent_app_date] => 1988-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2666
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/902/04902913.pdf
[firstpage_image] =>[orig_patent_app_number] => 214086
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/214086 | Analog comparator | Jun 30, 1988 | Issued |
Array
(
[id] => 2638430
[patent_doc_number] => 04893028
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-09
[patent_title] => 'One or more input asynchronous register'
[patent_app_type] => 1
[patent_app_number] => 7/214381
[patent_app_country] => US
[patent_app_date] => 1988-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4703
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/893/04893028.pdf
[firstpage_image] =>[orig_patent_app_number] => 214381
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/214381 | One or more input asynchronous register | Jun 30, 1988 | Issued |
| 07/214853 | METHOD AND CIRCUITRY FOR DECREASING THE RECOVERY TIME OF AN MOS DIFFERENTIAL VOLTAGE COMPARATOR | Jun 29, 1988 | Abandoned |
Array
(
[id] => 2521982
[patent_doc_number] => 04855617
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-08
[patent_title] => 'Schottky transistor logic floating latch flip-flop'
[patent_app_type] => 1
[patent_app_number] => 7/214921
[patent_app_country] => US
[patent_app_date] => 1988-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2744
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/855/04855617.pdf
[firstpage_image] =>[orig_patent_app_number] => 214921
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/214921 | Schottky transistor logic floating latch flip-flop | Jun 29, 1988 | Issued |
Array
(
[id] => 2498475
[patent_doc_number] => 04847515
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-11
[patent_title] => 'Static relay and application thereof to a bipolar inverter or to a load in which a current flows in a random direction'
[patent_app_type] => 1
[patent_app_number] => 7/220974
[patent_app_country] => US
[patent_app_date] => 1988-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 6694
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/847/04847515.pdf
[firstpage_image] =>[orig_patent_app_number] => 220974
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/220974 | Static relay and application thereof to a bipolar inverter or to a load in which a current flows in a random direction | Jun 21, 1988 | Issued |
Array
(
[id] => 2479289
[patent_doc_number] => 04890013
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-26
[patent_title] => 'Circuit for sensing voltages beyond the supply voltage of the sensing circuit'
[patent_app_type] => 1
[patent_app_number] => 7/208310
[patent_app_country] => US
[patent_app_date] => 1988-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4240
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/890/04890013.pdf
[firstpage_image] =>[orig_patent_app_number] => 208310
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/208310 | Circuit for sensing voltages beyond the supply voltage of the sensing circuit | Jun 16, 1988 | Issued |
Array
(
[id] => 2566673
[patent_doc_number] => 04857779
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-15
[patent_title] => 'Circuit arrangement for reducing noise'
[patent_app_type] => 1
[patent_app_number] => 7/208195
[patent_app_country] => US
[patent_app_date] => 1988-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6381
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/857/04857779.pdf
[firstpage_image] =>[orig_patent_app_number] => 208195
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/208195 | Circuit arrangement for reducing noise | Jun 15, 1988 | Issued |
Array
(
[id] => 2637959
[patent_doc_number] => 04952821
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-08-28
[patent_title] => 'Voltage detection circuit and comparison voltage generator therefor'
[patent_app_type] => 1
[patent_app_number] => 7/206864
[patent_app_country] => US
[patent_app_date] => 1988-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3312
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/952/04952821.pdf
[firstpage_image] =>[orig_patent_app_number] => 206864
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/206864 | Voltage detection circuit and comparison voltage generator therefor | Jun 12, 1988 | Issued |
| 07/204890 | MASTER/SLAVE CIRCUIT | Jun 9, 1988 | Abandoned |
Array
(
[id] => 2520792
[patent_doc_number] => 04874969
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-17
[patent_title] => 'High speed CMOS comparator with hysteresis'
[patent_app_type] => 1
[patent_app_number] => 7/204111
[patent_app_country] => US
[patent_app_date] => 1988-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1921
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/874/04874969.pdf
[firstpage_image] =>[orig_patent_app_number] => 204111
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/204111 | High speed CMOS comparator with hysteresis | Jun 7, 1988 | Issued |
Array
(
[id] => 2550855
[patent_doc_number] => 04810904
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-07
[patent_title] => 'Sample-and-hold phase detector circuit'
[patent_app_type] => 1
[patent_app_number] => 7/205553
[patent_app_country] => US
[patent_app_date] => 1988-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5264
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/810/04810904.pdf
[firstpage_image] =>[orig_patent_app_number] => 205553
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/205553 | Sample-and-hold phase detector circuit | Jun 5, 1988 | Issued |
Array
(
[id] => 2590236
[patent_doc_number] => 04908526
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-03-13
[patent_title] => 'Pulse generator output voltage calibration circuit'
[patent_app_type] => 1
[patent_app_number] => 7/202786
[patent_app_country] => US
[patent_app_date] => 1988-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4021
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/908/04908526.pdf
[firstpage_image] =>[orig_patent_app_number] => 202786
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/202786 | Pulse generator output voltage calibration circuit | Jun 2, 1988 | Issued |
Array
(
[id] => 2527406
[patent_doc_number] => 04877981
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-31
[patent_title] => 'Precision device for soft clipping AC and DC signals'
[patent_app_type] => 1
[patent_app_number] => 7/198420
[patent_app_country] => US
[patent_app_date] => 1988-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2944
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/877/04877981.pdf
[firstpage_image] =>[orig_patent_app_number] => 198420
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/198420 | Precision device for soft clipping AC and DC signals | May 24, 1988 | Issued |
Array
(
[id] => 2612714
[patent_doc_number] => 04902921
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-20
[patent_title] => 'Drive circuit for driving cascode bipolar-MOS circuit'
[patent_app_type] => 1
[patent_app_number] => 7/195286
[patent_app_country] => US
[patent_app_date] => 1988-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2830
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/902/04902921.pdf
[firstpage_image] =>[orig_patent_app_number] => 195286
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/195286 | Drive circuit for driving cascode bipolar-MOS circuit | May 16, 1988 | Issued |
Array
(
[id] => 2491735
[patent_doc_number] => 04868415
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-19
[patent_title] => 'Voltage level conversion circuit'
[patent_app_type] => 1
[patent_app_number] => 7/194356
[patent_app_country] => US
[patent_app_date] => 1988-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3304
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/868/04868415.pdf
[firstpage_image] =>[orig_patent_app_number] => 194356
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/194356 | Voltage level conversion circuit | May 15, 1988 | Issued |