John Zazworsky

Array ( [id] => 2227614 [patent_doc_number] => 04625131 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-11-25 [patent_title] => 'Attenuator circuit' [patent_app_type] => 1 [patent_app_number] => 6/590095 [patent_app_country] => US [patent_app_date] => 1984-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3164 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/625/04625131.pdf [firstpage_image] =>[orig_patent_app_number] => 590095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2255036 [patent_doc_number] => 04603265 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-29 [patent_title] => 'Josephson device' [patent_app_type] => 1 [patent_app_number] => 6/589657 [patent_app_country] => US [patent_app_date] => 1984-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 5651 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/603/04603265.pdf [firstpage_image] =>[orig_patent_app_number] => 589657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2280889 [patent_doc_number] => 04607173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-08-19 [patent_title] => 'Dual-clock edge triggered flip-flop circuits' [patent_app_type] => 1 [patent_app_number] => 6/589991 [patent_app_country] => US [patent_app_date] => 1984-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2169 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/607/04607173.pdf [firstpage_image] =>[orig_patent_app_number] => 589991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2257809 [patent_doc_number] => 04590394 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-20 [patent_title] => 'Signal processing circuit with voltage clamped input' [patent_app_type] => 1 [patent_app_number] => 6/589269 [patent_app_country] => US [patent_app_date] => 1984-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3938 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/590/04590394.pdf [firstpage_image] =>[orig_patent_app_number] => 589269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2255078 [patent_doc_number] => 04603267 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-29 [patent_title] => 'Low offset single ended MOS comparator' [patent_app_type] => 1 [patent_app_number] => 6/588573 [patent_app_country] => US [patent_app_date] => 1984-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 994 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/603/04603267.pdf [firstpage_image] =>[orig_patent_app_number] => 588573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2270369 [patent_doc_number] => 04612450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-09-16 [patent_title] => 'Method of setting a reference value, for example to zero-set a signal source, particularly a transducer' [patent_app_type] => 1 [patent_app_number] => 6/587499 [patent_app_country] => US [patent_app_date] => 1984-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1541 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/612/04612450.pdf [firstpage_image] =>[orig_patent_app_number] => 587499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2245114 [patent_doc_number] => 04622475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-11-11 [patent_title] => 'Data storage element having input and output ports isolated from regenerative circuit' [patent_app_type] => 1 [patent_app_number] => 6/585948 [patent_app_country] => US [patent_app_date] => 1984-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1839 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/622/04622475.pdf [firstpage_image] =>[orig_patent_app_number] => 585948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2331797 [patent_doc_number] => 04634899 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-01-06 [patent_title] => 'Current injection logic device with Josephson diode network' [patent_app_type] => 1 [patent_app_number] => 6/582398 [patent_app_country] => US [patent_app_date] => 1984-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 7525 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/634/04634899.pdf [firstpage_image] =>[orig_patent_app_number] => 582398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2203319 [patent_doc_number] => 04533845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-08-06 [patent_title] => 'Current limit technique for multiple-emitter vertical power transistor' [patent_app_type] => 1 [patent_app_number] => 6/582360 [patent_app_country] => US [patent_app_date] => 1984-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1807 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/533/04533845.pdf [firstpage_image] =>[orig_patent_app_number] => 582360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2223934 [patent_doc_number] => 04578646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-03-25 [patent_title] => 'Integral-type small signal input circuit' [patent_app_type] => 1 [patent_app_number] => 6/577972 [patent_app_country] => US [patent_app_date] => 1984-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2246 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/578/04578646.pdf [firstpage_image] =>[orig_patent_app_number] => 577972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2153384 [patent_doc_number] => 04550263 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-10-29 [patent_title] => 'Waveform generator' [patent_app_type] => 1 [patent_app_number] => 6/576980 [patent_app_country] => US [patent_app_date] => 1984-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 1532 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/550/04550263.pdf [firstpage_image] =>[orig_patent_app_number] => 576980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2140750 [patent_doc_number] => 04532434 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-07-30 [patent_title] => 'Waveform generator' [patent_app_type] => 1 [patent_app_number] => 6/576845 [patent_app_country] => US [patent_app_date] => 1984-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 1532 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/532/04532434.pdf [firstpage_image] =>[orig_patent_app_number] => 576845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2283962 [patent_doc_number] => 04623804 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-11-18 [patent_title] => 'Fluxoid type superconducting logic element' [patent_app_type] => 1 [patent_app_number] => 6/575523 [patent_app_country] => US [patent_app_date] => 1984-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2293 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/623/04623804.pdf [firstpage_image] =>[orig_patent_app_number] => 575523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2155920 [patent_doc_number] => 04517474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-05-14 [patent_title] => 'Logic circuit building block and systems constructed from same' [patent_app_type] => 1 [patent_app_number] => 6/572390 [patent_app_country] => US [patent_app_date] => 1984-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 85 [patent_no_of_words] => 20019 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 349 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/517/04517474.pdf [firstpage_image] =>[orig_patent_app_number] => 572390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2160796 [patent_doc_number] => 04525638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-06-25 [patent_title] => 'Zener referenced threshold detector with hysteresis' [patent_app_type] => 1 [patent_app_number] => 6/571232 [patent_app_country] => US [patent_app_date] => 1984-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1346 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/525/04525638.pdf [firstpage_image] =>[orig_patent_app_number] => 571232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2289192 [patent_doc_number] => 04587438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-06 [patent_title] => 'Turn-off circuit for gate turn-off thyristor' [patent_app_type] => 1 [patent_app_number] => 6/568912 [patent_app_country] => US [patent_app_date] => 1984-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4785 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/587/04587438.pdf [firstpage_image] =>[orig_patent_app_number] => 568912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2235808 [patent_doc_number] => 04600845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-15 [patent_title] => 'Fault-tolerant clock system' [patent_app_type] => 1 [patent_app_number] => 6/567249 [patent_app_country] => US [patent_app_date] => 1983-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2773 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/600/04600845.pdf [firstpage_image] =>[orig_patent_app_number] => 567249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2268086 [patent_doc_number] => 04593204 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-06-03 [patent_title] => 'Driver circuits for gate turn-off thyristors and bipolar transistors' [patent_app_type] => 1 [patent_app_number] => 6/565304 [patent_app_country] => US [patent_app_date] => 1983-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 6639 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/593/04593204.pdf [firstpage_image] =>[orig_patent_app_number] => 565304 [rel_patent_id] =>[rel_patent_doc_number] =>)