John Zazworsky

Array ( [id] => 1987157 [patent_doc_number] => 04360746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-11-23 [patent_title] => 'Diode and varistor simulator' [patent_app_type] => 1 [patent_app_number] => 6/202987 [patent_app_country] => US [patent_app_date] => 1980-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 966 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/360/04360746.pdf [firstpage_image] =>[orig_patent_app_number] => 202987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2024879 [patent_doc_number] => 04395646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-07-26 [patent_title] => 'Logic performing cell for use in array structures' [patent_app_type] => 1 [patent_app_number] => 6/203170 [patent_app_country] => US [patent_app_date] => 1980-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3136 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/395/04395646.pdf [firstpage_image] =>[orig_patent_app_number] => 203170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1995993 [patent_doc_number] => 04345169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-08-17 [patent_title] => 'Zero crossing detector' [patent_app_type] => 1 [patent_app_number] => 6/201007 [patent_app_country] => US [patent_app_date] => 1980-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 1531 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/345/04345169.pdf [firstpage_image] =>[orig_patent_app_number] => 201007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2008212 [patent_doc_number] => 04398100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-08-09 [patent_title] => 'Booster circuit' [patent_app_type] => 1 [patent_app_number] => 6/196980 [patent_app_country] => US [patent_app_date] => 1980-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 27 [patent_no_of_words] => 2779 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/398/04398100.pdf [firstpage_image] =>[orig_patent_app_number] => 196980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2020319 [patent_doc_number] => 04400633 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-08-23 [patent_title] => 'Level detection circuit' [patent_app_type] => 1 [patent_app_number] => 6/193523 [patent_app_country] => US [patent_app_date] => 1980-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2265 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/400/04400633.pdf [firstpage_image] =>[orig_patent_app_number] => 193523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1978003 [patent_doc_number] => 04361768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-11-30 [patent_title] => 'Superconducting soliton devices' [patent_app_type] => 1 [patent_app_number] => 6/191602 [patent_app_country] => US [patent_app_date] => 1980-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 6111 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/361/04361768.pdf [firstpage_image] =>[orig_patent_app_number] => 191602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1962353 [patent_doc_number] => 04349753 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-09-14 [patent_title] => 'Emitter function logic flip-flop circuit' [patent_app_type] => 1 [patent_app_number] => 6/191395 [patent_app_country] => US [patent_app_date] => 1980-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7567 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 571 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/349/04349753.pdf [firstpage_image] =>[orig_patent_app_number] => 191395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2007730 [patent_doc_number] => 04388538 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-06-14 [patent_title] => 'Delay signal generating circuit' [patent_app_type] => 1 [patent_app_number] => 6/191622 [patent_app_country] => US [patent_app_date] => 1980-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 4513 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/388/04388538.pdf [firstpage_image] =>[orig_patent_app_number] => 191622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2028060 [patent_doc_number] => 04378505 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-03-29 [patent_title] => 'Emitter function logic latch and counter circuits' [patent_app_type] => 1 [patent_app_number] => 6/191369 [patent_app_country] => US [patent_app_date] => 1980-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 13501 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/378/04378505.pdf [firstpage_image] =>[orig_patent_app_number] => 191369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1939014 [patent_doc_number] => 04342965 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-08-03 [patent_title] => 'Waveform instability detector' [patent_app_type] => 1 [patent_app_number] => 6/189475 [patent_app_country] => US [patent_app_date] => 1980-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3668 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/342/04342965.pdf [firstpage_image] =>[orig_patent_app_number] => 189475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1975955 [patent_doc_number] => 04365170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-12-21 [patent_title] => 'Semiconductor switch' [patent_app_type] => 1 [patent_app_number] => 6/188745 [patent_app_country] => US [patent_app_date] => 1980-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3084 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/365/04365170.pdf [firstpage_image] =>[orig_patent_app_number] => 188745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1934690 [patent_doc_number] => 04338531 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-07-06 [patent_title] => 'Slide wire device simulator circuit and method' [patent_app_type] => 1 [patent_app_number] => 6/187257 [patent_app_country] => US [patent_app_date] => 1980-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4090 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/338/04338531.pdf [firstpage_image] =>[orig_patent_app_number] => 187257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1988777 [patent_doc_number] => 04352999 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-10-05 [patent_title] => 'Zero-crossing comparators with threshold validation' [patent_app_type] => 1 [patent_app_number] => 6/186760 [patent_app_country] => US [patent_app_date] => 1980-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1015 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/352/04352999.pdf [firstpage_image] =>[orig_patent_app_number] => 186760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1959688 [patent_doc_number] => 04339674 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-07-13 [patent_title] => 'Trigger circuit' [patent_app_type] => 1 [patent_app_number] => 6/186769 [patent_app_country] => US [patent_app_date] => 1980-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3116 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/339/04339674.pdf [firstpage_image] =>[orig_patent_app_number] => 186769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1977158 [patent_doc_number] => 04348595 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-09-07 [patent_title] => 'Circuit including at least two MTL semi-conducting devices showing different rise times and logic circuits made-up therefrom' [patent_app_type] => 1 [patent_app_number] => 6/186829 [patent_app_country] => US [patent_app_date] => 1980-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4731 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/348/04348595.pdf [firstpage_image] =>[orig_patent_app_number] => 186829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2042157 [patent_doc_number] => 04386283 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-05-31 [patent_title] => 'Process for the cutting-off of a thyristor' [patent_app_type] => 1 [patent_app_number] => 6/182047 [patent_app_country] => US [patent_app_date] => 1980-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2948 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/386/04386283.pdf [firstpage_image] =>[orig_patent_app_number] => 182047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2019904 [patent_doc_number] => 04371796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-02-01 [patent_title] => 'Josephson logic gate device' [patent_app_type] => 1 [patent_app_number] => 6/181855 [patent_app_country] => US [patent_app_date] => 1980-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 4517 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/371/04371796.pdf [firstpage_image] =>[orig_patent_app_number] => 181855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1999176 [patent_doc_number] => 04384216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-05-17 [patent_title] => 'Controlled power performance driver circuit' [patent_app_type] => 1 [patent_app_number] => 6/180242 [patent_app_country] => US [patent_app_date] => 1980-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2641 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/384/04384216.pdf [firstpage_image] =>[orig_patent_app_number] => 180242 [rel_patent_id] =>[rel_patent_doc_number] =>)