John Zazworsky

Array ( [id] => 1885481 [patent_doc_number] => 04274015 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-06-16 [patent_title] => 'Self-resetting Josephson digital current amplifier' [patent_app_type] => 1 [patent_app_number] => 5/974652 [patent_app_country] => US [patent_app_date] => 1978-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4311 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/274/04274015.pdf [firstpage_image] =>[orig_patent_app_number] => 974652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1899863 [patent_doc_number] => 04263522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-04-21 [patent_title] => 'Background subtractor using CCD techniques' [patent_app_type] => 1 [patent_app_number] => 5/972134 [patent_app_country] => US [patent_app_date] => 1978-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3712 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/263/04263522.pdf [firstpage_image] =>[orig_patent_app_number] => 972134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1865771 [patent_doc_number] => 04257059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-03-17 [patent_title] => 'Inverse transistor coupled memory cell' [patent_app_type] => 1 [patent_app_number] => 5/971623 [patent_app_country] => US [patent_app_date] => 1978-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2364 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/257/04257059.pdf [firstpage_image] =>[orig_patent_app_number] => 971623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1872527 [patent_doc_number] => 04292552 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-09-29 [patent_title] => 'Bipolar voltage detector comprising differential transistor pairs' [patent_app_type] => 1 [patent_app_number] => 5/971148 [patent_app_country] => US [patent_app_date] => 1978-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3040 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 335 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/292/04292552.pdf [firstpage_image] =>[orig_patent_app_number] => 971148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1893489 [patent_doc_number] => 04288862 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-09-08 [patent_title] => 'Memory circuit' [patent_app_type] => 1 [patent_app_number] => 5/971109 [patent_app_country] => US [patent_app_date] => 1978-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4352 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/288/04288862.pdf [firstpage_image] =>[orig_patent_app_number] => 971109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1892550 [patent_doc_number] => 04267463 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-05-12 [patent_title] => 'Digital integrated circuit' [patent_app_type] => 1 [patent_app_number] => 5/969891 [patent_app_country] => US [patent_app_date] => 1978-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4889 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/267/04267463.pdf [firstpage_image] =>[orig_patent_app_number] => 969891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1872121 [patent_doc_number] => 04259601 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-03-31 [patent_title] => 'Comparison circuit having bidirectional hysteresis' [patent_app_type] => 1 [patent_app_number] => 5/967826 [patent_app_country] => US [patent_app_date] => 1978-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1622 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/259/04259601.pdf [firstpage_image] =>[orig_patent_app_number] => 967826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1997886 [patent_doc_number] => 04323792 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-04-06 [patent_title] => 'Two terminal circuitry for voltage limitation' [patent_app_type] => 1 [patent_app_number] => 5/966689 [patent_app_country] => US [patent_app_date] => 1978-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 1846 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/323/04323792.pdf [firstpage_image] =>[orig_patent_app_number] => 966689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1865375 [patent_doc_number] => 04256980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-03-17 [patent_title] => 'Electronic switchover circuit' [patent_app_type] => 1 [patent_app_number] => 5/964117 [patent_app_country] => US [patent_app_date] => 1978-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2907 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/256/04256980.pdf [firstpage_image] =>[orig_patent_app_number] => 964117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1914351 [patent_doc_number] => 04271364 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-06-02 [patent_title] => 'Bistable hysteretic integrated circuit' [patent_app_type] => 1 [patent_app_number] => 5/963724 [patent_app_country] => US [patent_app_date] => 1978-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2196 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/271/04271364.pdf [firstpage_image] =>[orig_patent_app_number] => 963724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1912870 [patent_doc_number] => 04278899 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-07-14 [patent_title] => 'Electronic circuit for a timepiece' [patent_app_type] => 1 [patent_app_number] => 5/959455 [patent_app_country] => US [patent_app_date] => 1978-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 1220 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/278/04278899.pdf [firstpage_image] =>[orig_patent_app_number] => 959455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1902972 [patent_doc_number] => 04276488 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-06-30 [patent_title] => 'Multi-master single-slave ECL flip-flop' [patent_app_type] => 1 [patent_app_number] => 5/960262 [patent_app_country] => US [patent_app_date] => 1978-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 10149 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/276/04276488.pdf [firstpage_image] =>[orig_patent_app_number] => 960262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1927270 [patent_doc_number] => 04272691 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-06-09 [patent_title] => 'Generating electrical pulses' [patent_app_type] => 1 [patent_app_number] => 5/958713 [patent_app_country] => US [patent_app_date] => 1978-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2043 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/272/04272691.pdf [firstpage_image] =>[orig_patent_app_number] => 958713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2096419 [patent_doc_number] => 04443766 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-04-17 [patent_title] => 'Precision digital sampler' [patent_app_type] => 1 [patent_app_number] => 5/958920 [patent_app_country] => US [patent_app_date] => 1978-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1452 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/443/04443766.pdf [firstpage_image] =>[orig_patent_app_number] => 958920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1890262 [patent_doc_number] => 04281258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-07-28 [patent_title] => 'High speed, low component count, CML exclusive NOR gate' [patent_app_type] => 1 [patent_app_number] => 5/958255 [patent_app_country] => US [patent_app_date] => 1978-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1789 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/281/04281258.pdf [firstpage_image] =>[orig_patent_app_number] => 958255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1921145 [patent_doc_number] => 04264863 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-04-28 [patent_title] => 'Pulse swallow type programmable frequency dividing circuit' [patent_app_type] => 1 [patent_app_number] => 5/958341 [patent_app_country] => US [patent_app_date] => 1978-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 3320 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/264/04264863.pdf [firstpage_image] =>[orig_patent_app_number] => 958341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1902958 [patent_doc_number] => 04276485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-06-30 [patent_title] => 'Monolithic digital semiconductor circuit comprising a plurality of bipolar transistors' [patent_app_type] => 1 [patent_app_number] => 5/957458 [patent_app_country] => US [patent_app_date] => 1978-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3059 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/276/04276485.pdf [firstpage_image] =>[orig_patent_app_number] => 957458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3386966 [patent_doc_number] => 04242601 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1980-12-30 [patent_title] => 'Circuit arrangement for frequency division' [patent_app_type] => 1 [patent_app_number] => 5/953680 [patent_app_country] => US [patent_app_date] => 1978-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6854 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/242/04242601.pdf [firstpage_image] =>[orig_patent_app_number] => 953680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1899476 [patent_doc_number] => 04266148 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-05-05 [patent_title] => 'Fast closing switch system' [patent_app_type] => 1 [patent_app_number] => 5/951809 [patent_app_country] => US [patent_app_date] => 1978-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2466 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/266/04266148.pdf [firstpage_image] =>[orig_patent_app_number] => 951809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1899484 [patent_doc_number] => 04266150 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-05-05 [patent_title] => 'Circuit arrangement for operating electromechanical switching devices' [patent_app_type] => 1 [patent_app_number] => 5/940828 [patent_app_country] => US [patent_app_date] => 1978-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3160 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/266/04266150.pdf [firstpage_image] =>[orig_patent_app_number] => 940828 [rel_patent_id] =>[rel_patent_doc_number] =>)