Search

Jon D. Epperson

Examiner (ID: 17159)

Most Active Art Unit
1639
Art Unit(s)
6211, 1627, 1639
Total Applications
310
Issued Applications
79
Pending Applications
46
Abandoned Applications
185

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 15199811 [patent_doc_number] => 10497406 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-12-03 [patent_title] => Sequential memory operation without deactivating access line signals [patent_app_type] => utility [patent_app_number] => 14/954625 [patent_app_country] => US [patent_app_date] => 2015-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10613 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14954625 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/954625
Sequential memory operation without deactivating access line signals Nov 29, 2015 Issued
Array ( [id] => 10732779 [patent_doc_number] => 20160078928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-03-17 [patent_title] => 'NAND ARRAY HIARCHICAL BL STRUCTURES FOR MULTIPLE-WL AND ALL-BL SIMULTANEOUS ERASE, ERASE-VERIFY, PROGRAM, PROGRAM-VERIFY, AND READ OPERATIONS' [patent_app_type] => utility [patent_app_number] => 14/953384 [patent_app_country] => US [patent_app_date] => 2015-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 43684 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14953384 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/953384
NAND array hiarchical BL structures for multiple-WL and All-BL simultaneous erase, erase-verify, program, program-verify, and read operations Nov 28, 2015 Issued
Array ( [id] => 10709767 [patent_doc_number] => 20160055914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-02-25 [patent_title] => 'MEMORY SYSTEM AND DRIVING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 14/931936 [patent_app_country] => US [patent_app_date] => 2015-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7985 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931936 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/931936
Memory system and driving method thereof Nov 3, 2015 Issued
Array ( [id] => 11321444 [patent_doc_number] => 09520189 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2016-12-13 [patent_title] => 'Enhanced temperature compensation for resistive memory cell circuits' [patent_app_type] => utility [patent_app_number] => 14/926569 [patent_app_country] => US [patent_app_date] => 2015-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10026 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14926569 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/926569
Enhanced temperature compensation for resistive memory cell circuits Oct 28, 2015 Issued
Array ( [id] => 11187346 [patent_doc_number] => 09418754 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-08-16 [patent_title] => 'Anti-fuse type one-time programmable memory cell and anti-fuse type one-time programmable memory cell arrays' [patent_app_type] => utility [patent_app_number] => 14/921968 [patent_app_country] => US [patent_app_date] => 2015-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 13848 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14921968 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/921968
Anti-fuse type one-time programmable memory cell and anti-fuse type one-time programmable memory cell arrays Oct 22, 2015 Issued
Array ( [id] => 11043289 [patent_doc_number] => 20160240245 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-08-18 [patent_title] => 'PULLING DEVICES FOR DRIVING DATA LINES' [patent_app_type] => utility [patent_app_number] => 14/920209 [patent_app_country] => US [patent_app_date] => 2015-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9363 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14920209 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/920209
Pulling devices for driving data lines Oct 21, 2015 Issued
Array ( [id] => 11644861 [patent_doc_number] => 09666248 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2017-05-30 [patent_title] => 'Secure configuration readback for programmable logic devices' [patent_app_type] => utility [patent_app_number] => 14/885709 [patent_app_country] => US [patent_app_date] => 2015-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4761 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14885709 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/885709
Secure configuration readback for programmable logic devices Oct 15, 2015 Issued
Array ( [id] => 13042847 [patent_doc_number] => 10043563 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-08-07 [patent_title] => Flip-flop circuit, method of controlling a flip-flop circuit and memory device [patent_app_type] => utility [patent_app_number] => 15/517745 [patent_app_country] => US [patent_app_date] => 2015-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 16624 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15517745 [rel_patent_id] =>[rel_patent_doc_number] =>)
15/517745
Flip-flop circuit, method of controlling a flip-flop circuit and memory device Oct 14, 2015 Issued
Array ( [id] => 11227289 [patent_doc_number] => 09455015 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-09-27 [patent_title] => 'High temperature data retention in magnetoresistive random access memory' [patent_app_type] => utility [patent_app_number] => 14/879061 [patent_app_country] => US [patent_app_date] => 2015-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7074 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14879061 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/879061
High temperature data retention in magnetoresistive random access memory Oct 7, 2015 Issued
Array ( [id] => 12435798 [patent_doc_number] => 09978448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-05-22 [patent_title] => Memory controller, storage device, information processing system, and memory controlling method [patent_app_type] => utility [patent_app_number] => 15/520263 [patent_app_country] => US [patent_app_date] => 2015-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10074 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15520263 [rel_patent_id] =>[rel_patent_doc_number] =>)
15/520263
Memory controller, storage device, information processing system, and memory controlling method Oct 5, 2015 Issued
Array ( [id] => 11483104 [patent_doc_number] => 09589655 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2017-03-07 [patent_title] => 'Fast soft data by detecting leakage current and sensing time' [patent_app_type] => utility [patent_app_number] => 14/874257 [patent_app_country] => US [patent_app_date] => 2015-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10356 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14874257 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/874257
Fast soft data by detecting leakage current and sensing time Oct 1, 2015 Issued
Array ( [id] => 10631332 [patent_doc_number] => 09349487 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-05-24 [patent_title] => 'Electronic device' [patent_app_type] => utility [patent_app_number] => 14/867808 [patent_app_country] => US [patent_app_date] => 2015-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 15531 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14867808 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/867808
Electronic device Sep 27, 2015 Issued
Array ( [id] => 15053743 [patent_doc_number] => 10457154 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-10-29 [patent_title] => Method and system for determining a parameter map for estimating an operation condition of an energy storage device [patent_app_type] => utility [patent_app_number] => 14/859734 [patent_app_country] => US [patent_app_date] => 2015-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5040 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14859734 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/859734
Method and system for determining a parameter map for estimating an operation condition of an energy storage device Sep 20, 2015 Issued
Array ( [id] => 10659326 [patent_doc_number] => 20160005470 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-01-07 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 14/856523 [patent_app_country] => US [patent_app_date] => 2015-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11087 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856523 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/856523
Memory device including memory blocks and decoders to output memory block selection signals Sep 15, 2015 Issued
Array ( [id] => 10745389 [patent_doc_number] => 20160091540 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-03-31 [patent_title] => 'MONITORING OF RESOURCE CONSUMPTION PATTERNS IN AN AUTOMATED ENVIRONMENT' [patent_app_type] => utility [patent_app_number] => 14/856239 [patent_app_country] => US [patent_app_date] => 2015-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 16387 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856239 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/856239
Monitoring of resource consumption patterns in an automated environment including detecting variance in resource consumption Sep 15, 2015 Issued
Array ( [id] => 10659332 [patent_doc_number] => 20160005476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-01-07 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING THE SAME' [patent_app_type] => utility [patent_app_number] => 14/854002 [patent_app_country] => US [patent_app_date] => 2015-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9698 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14854002 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/854002
Semiconductor memory device and method of operating the same Sep 13, 2015 Issued
Array ( [id] => 10731389 [patent_doc_number] => 20160077539 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-03-17 [patent_title] => 'PROFILING-BASED ENERGY-AWARE RECOMMENDATION APPARATUS AND METHOD FOR CLOUD PLATFORM' [patent_app_type] => utility [patent_app_number] => 14/851870 [patent_app_country] => US [patent_app_date] => 2015-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3371 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14851870 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/851870
Method and apparatus for improving efficiency of a cloud platform based on node usage Sep 10, 2015 Issued
Array ( [id] => 11252794 [patent_doc_number] => 09478305 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2016-10-25 [patent_title] => 'Methods and apparatus to program multi-level cell memory using target-only verify' [patent_app_type] => utility [patent_app_number] => 14/851479 [patent_app_country] => US [patent_app_date] => 2015-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 19180 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14851479 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/851479
Methods and apparatus to program multi-level cell memory using target-only verify Sep 10, 2015 Issued
Array ( [id] => 11207654 [patent_doc_number] => 09437283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-09-06 [patent_title] => 'Semiconductor storage device' [patent_app_type] => utility [patent_app_number] => 14/847365 [patent_app_country] => US [patent_app_date] => 2015-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3843 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847365 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/847365
Semiconductor storage device Sep 7, 2015 Issued
Array ( [id] => 11096277 [patent_doc_number] => 20160293246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-10-06 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 14/845969 [patent_app_country] => US [patent_app_date] => 2015-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10620 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14845969 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/845969
Semiconductor memory device Sep 3, 2015 Issued
Menu