Jon D. Epperson

Array ( [id] => 6218978 [patent_doc_number] => 20100054073 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/346134 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11565 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20100054073.pdf [firstpage_image] =>[orig_patent_app_number] => 12346134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4515141 [patent_doc_number] => 07916526 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-29 [patent_title] => 'Protection register for a phase-change memory' [patent_app_type] => utility [patent_app_number] => 12/346504 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3451 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/916/07916526.pdf [firstpage_image] =>[orig_patent_app_number] => 12346504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5341689 [patent_doc_number] => 20090180339 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-16 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE WITH THREE-DIMENSIONAL ARRAY AND REPAIR METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/336827 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9514 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20090180339.pdf [firstpage_image] =>[orig_patent_app_number] => 12336827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4521252 [patent_doc_number] => 07933160 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'High speed carbon nanotube memory' [patent_app_type] => utility [patent_app_number] => 12/334443 [patent_app_country] => US [patent_app_date] => 2008-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 58 [patent_no_of_words] => 15266 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 345 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/933/07933160.pdf [firstpage_image] =>[orig_patent_app_number] => 12334443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6411815 [patent_doc_number] => 20100149856 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'Writing Memory Cells Exhibiting Threshold Switch Behavior' [patent_app_type] => utility [patent_app_number] => 12/333518 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3194 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20100149856.pdf [firstpage_image] =>[orig_patent_app_number] => 12333518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 26157 [patent_doc_number] => 07796422 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Magnetic random access memory and write method of the same' [patent_app_type] => utility [patent_app_number] => 12/333472 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 36 [patent_no_of_words] => 9785 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/796/07796422.pdf [firstpage_image] =>[orig_patent_app_number] => 12333472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5526026 [patent_doc_number] => 20090196103 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-06 [patent_title] => 'NON-VOLATILE MEMORY DEVICE HAVING CONFIGURABLE PAGE SIZE' [patent_app_type] => utility [patent_app_number] => 12/329929 [patent_app_country] => US [patent_app_date] => 2008-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 14324 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20090196103.pdf [firstpage_image] =>[orig_patent_app_number] => 12329929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5366249 [patent_doc_number] => 20090303808 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-10 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND OPERATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/327404 [patent_app_country] => US [patent_app_date] => 2008-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4059 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0303/20090303808.pdf [firstpage_image] =>[orig_patent_app_number] => 12327404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6361180 [patent_doc_number] => 20100074000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-25 [patent_title] => 'Analog Access Circuit for Validating Chalcogenide Memory Cells' [patent_app_type] => utility [patent_app_number] => 12/525510 [patent_app_country] => US [patent_app_date] => 2008-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1704 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20100074000.pdf [firstpage_image] =>[orig_patent_app_number] => 12525510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6605830 [patent_doc_number] => 20100002500 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'Read Reference Circuit for a Sense Amplifier Within a Chalcogenide Memory Device' [patent_app_type] => utility [patent_app_number] => 12/525482 [patent_app_country] => US [patent_app_date] => 2008-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1785 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20100002500.pdf [firstpage_image] =>[orig_patent_app_number] => 12525482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4452851 [patent_doc_number] => 07965541 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-21 [patent_title] => 'Non-volatile single-event upset tolerant latch circuit' [patent_app_type] => utility [patent_app_number] => 12/525458 [patent_app_country] => US [patent_app_date] => 2008-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1363 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/965/07965541.pdf [firstpage_image] =>[orig_patent_app_number] => 12525458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4584732 [patent_doc_number] => 07826294 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-02 [patent_title] => 'Memory with output control' [patent_app_type] => utility [patent_app_number] => 12/275701 [patent_app_country] => US [patent_app_date] => 2008-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 32 [patent_no_of_words] => 15470 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/826/07826294.pdf [firstpage_image] =>[orig_patent_app_number] => 12275701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4438847 [patent_doc_number] => 07898884 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-01 [patent_title] => 'Semiconductor device and test method therefor' [patent_app_type] => utility [patent_app_number] => 12/292432 [patent_app_country] => US [patent_app_date] => 2008-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7993 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/898/07898884.pdf [firstpage_image] =>[orig_patent_app_number] => 12292432 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5451214 [patent_doc_number] => 20090067250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-12 [patent_title] => 'MEMORY DEVICES WITH PAGE BUFFER HAVING DUAL REGISTERS AND METHOD OF USING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/271557 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 8052 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20090067250.pdf [firstpage_image] =>[orig_patent_app_number] => 12271557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 186842 [patent_doc_number] => 07649802 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-19 [patent_title] => 'Method for controlling time point for data output in synchronous memory device' [patent_app_type] => utility [patent_app_number] => 12/269163 [patent_app_country] => US [patent_app_date] => 2008-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4176 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/649/07649802.pdf [firstpage_image] =>[orig_patent_app_number] => 12269163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5271656 [patent_doc_number] => 20090075432 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/268101 [patent_app_country] => US [patent_app_date] => 2008-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 12551 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20090075432.pdf [firstpage_image] =>[orig_patent_app_number] => 12268101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5579741 [patent_doc_number] => 20090175087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-09 [patent_title] => 'METHOD OF VERIFYING PROGRAMMING OPERATION OF FLASH MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/247288 [patent_app_country] => US [patent_app_date] => 2008-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3212 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20090175087.pdf [firstpage_image] =>[orig_patent_app_number] => 12247288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4500922 [patent_doc_number] => 07957216 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-07 [patent_title] => 'Common memory device for variable device width and scalable pre-fetch and page size' [patent_app_type] => utility [patent_app_number] => 12/241192 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3748 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/957/07957216.pdf [firstpage_image] =>[orig_patent_app_number] => 12241192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6368151 [patent_doc_number] => 20100080047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'SPIN CURRENT GENERATOR FOR STT-MRAM OR OTHER SPINTRONICS APPLICATIONS' [patent_app_type] => utility [patent_app_number] => 12/242228 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4650 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20100080047.pdf [firstpage_image] =>[orig_patent_app_number] => 12242228 [rel_patent_id] =>[rel_patent_doc_number] =>)