Jon D. Epperson

Array ( [id] => 482383 [patent_doc_number] => 07224625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Method and circuit arrangement for controlling write access to a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/117698 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7134 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224625.pdf [firstpage_image] =>[orig_patent_app_number] => 11117698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652785 [patent_doc_number] => 20060138520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Nonvolatile ferroelectric memory device' [patent_app_type] => utility [patent_app_number] => 11/115302 [patent_app_country] => US [patent_app_date] => 2005-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 5952 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138520.pdf [firstpage_image] =>[orig_patent_app_number] => 11115302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 684188 [patent_doc_number] => 07082055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-25 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/108634 [patent_app_country] => US [patent_app_date] => 2005-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 40 [patent_no_of_words] => 13038 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/082/07082055.pdf [firstpage_image] =>[orig_patent_app_number] => 11108634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5840529 [patent_doc_number] => 20060120165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Faster programming of higher level states in multi-level cell flash memory' [patent_app_type] => utility [patent_app_number] => 11/099259 [patent_app_country] => US [patent_app_date] => 2005-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 16298 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20060120165.pdf [firstpage_image] =>[orig_patent_app_number] => 11099259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 754351 [patent_doc_number] => 07023752 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Semiconductor storage apparatus' [patent_app_type] => utility [patent_app_number] => 11/092922 [patent_app_country] => US [patent_app_date] => 2005-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4636 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/023/07023752.pdf [firstpage_image] =>[orig_patent_app_number] => 11092922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 758680 [patent_doc_number] => 07020013 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-28 [patent_title] => 'Magnetic field sensor using spin polarized current' [patent_app_type] => utility [patent_app_number] => 11/091957 [patent_app_country] => US [patent_app_date] => 2005-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 9893 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/020/07020013.pdf [firstpage_image] =>[orig_patent_app_number] => 11091957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 754271 [patent_doc_number] => 07023721 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/085213 [patent_app_country] => US [patent_app_date] => 2005-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 14025 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/023/07023721.pdf [firstpage_image] =>[orig_patent_app_number] => 11085213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7188822 [patent_doc_number] => 20050162903 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Method of operating a stacked spin based memory' [patent_app_type] => utility [patent_app_number] => 11/086603 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9862 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20050162903.pdf [firstpage_image] =>[orig_patent_app_number] => 11086603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 854703 [patent_doc_number] => 07379334 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-27 [patent_title] => 'Memory card, semiconductor device, and method of controlling memory card' [patent_app_type] => utility [patent_app_number] => 11/079250 [patent_app_country] => US [patent_app_date] => 2005-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 9934 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/379/07379334.pdf [firstpage_image] =>[orig_patent_app_number] => 11079250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7038130 [patent_doc_number] => 20050157564 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-21 [patent_title] => 'Non-volatile semiconductor memory device and electric device with the same' [patent_app_type] => utility [patent_app_number] => 11/077640 [patent_app_country] => US [patent_app_date] => 2005-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 10056 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20050157564.pdf [firstpage_image] =>[orig_patent_app_number] => 11077640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5654309 [patent_doc_number] => 20060140044 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Clock signal generation apparatus for use in semiconductor memory device and its method' [patent_app_type] => utility [patent_app_number] => 11/077612 [patent_app_country] => US [patent_app_date] => 2005-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3315 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20060140044.pdf [firstpage_image] =>[orig_patent_app_number] => 11077612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5782394 [patent_doc_number] => 20060203599 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-14 [patent_title] => 'Detection of row-to-row shorts and other row decode defects in memory devices' [patent_app_type] => utility [patent_app_number] => 11/078764 [patent_app_country] => US [patent_app_date] => 2005-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8352 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20060203599.pdf [firstpage_image] =>[orig_patent_app_number] => 11078764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 621676 [patent_doc_number] => 07142452 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-28 [patent_title] => 'Method and system for securing data in a multi-time programmable non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 11/077654 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4514 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/142/07142452.pdf [firstpage_image] =>[orig_patent_app_number] => 11077654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7165142 [patent_doc_number] => 20050201170 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-15 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/076066 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5908 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20050201170.pdf [firstpage_image] =>[orig_patent_app_number] => 11076066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 628371 [patent_doc_number] => 07136297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/075740 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8198 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/136/07136297.pdf [firstpage_image] =>[orig_patent_app_number] => 11075740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 413352 [patent_doc_number] => 07283413 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-16 [patent_title] => 'Sense amplifier and method for generating variable reference level' [patent_app_type] => utility [patent_app_number] => 11/076788 [patent_app_country] => US [patent_app_date] => 2005-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 9144 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/283/07283413.pdf [firstpage_image] =>[orig_patent_app_number] => 11076788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 617863 [patent_doc_number] => 07145810 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-05 [patent_title] => 'High density memory and multiplexer control circuit for use therein' [patent_app_type] => utility [patent_app_number] => 11/069674 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5172 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145810.pdf [firstpage_image] =>[orig_patent_app_number] => 11069674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7245706 [patent_doc_number] => 20050141328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'Semiconductor memory device and method of reading data from semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/066484 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9098 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20050141328.pdf [firstpage_image] =>[orig_patent_app_number] => 11066484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5630170 [patent_doc_number] => 20060146638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'MEMORY CELL HAVING IMPROVED READ STABILITY' [patent_app_type] => utility [patent_app_number] => 11/069018 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6237 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20060146638.pdf [firstpage_image] =>[orig_patent_app_number] => 11069018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 526160 [patent_doc_number] => 07193907 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-20 [patent_title] => 'Semiconductor integrated circuit having a power-on reset circuit in a semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/065200 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 26 [patent_no_of_words] => 14274 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/193/07193907.pdf [firstpage_image] =>[orig_patent_app_number] => 11065200 [rel_patent_id] =>[rel_patent_doc_number] =>)