
Jon S. Taylor
Examiner (ID: 19506, Phone: (571)272-9858 , Office: P/3723 )
| Most Active Art Unit | 3723 |
| Art Unit(s) | 3723 |
| Total Applications | 332 |
| Issued Applications | 179 |
| Pending Applications | 0 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9224897
[patent_doc_number] => 20140019672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-16
[patent_title] => 'MEMORY SYSTEM AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/779458
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779458
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779458 | Memory system and control method thereof | Feb 26, 2013 | Issued |
Array
(
[id] => 9688166
[patent_doc_number] => 20140244932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'METHOD AND APPARATUS FOR CACHING AND INDEXING VICTIM PRE-DECODE INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 13/779573
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8010
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779573
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779573 | METHOD AND APPARATUS FOR CACHING AND INDEXING VICTIM PRE-DECODE INFORMATION | Feb 26, 2013 | Abandoned |
Array
(
[id] => 10034402
[patent_doc_number] => 09075721
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Computer readable recording medium having stored therein information processing program, information processing apparatus and information processing method'
[patent_app_type] => utility
[patent_app_number] => 13/775317
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7747
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775317
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775317 | Computer readable recording medium having stored therein information processing program, information processing apparatus and information processing method | Feb 24, 2013 | Issued |
Array
(
[id] => 10124323
[patent_doc_number] => 09158682
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Cache memory garbage collector'
[patent_app_type] => utility
[patent_app_number] => 13/751234
[patent_app_country] => US
[patent_app_date] => 2013-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 6077
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13751234
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/751234 | Cache memory garbage collector | Jan 27, 2013 | Issued |
Array
(
[id] => 9980427
[patent_doc_number] => 09026757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Non-volatile memory programming data preservation'
[patent_app_type] => utility
[patent_app_number] => 13/749956
[patent_app_country] => US
[patent_app_date] => 2013-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 18771
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13749956
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/749956 | Non-volatile memory programming data preservation | Jan 24, 2013 | Issued |
Array
(
[id] => 10046553
[patent_doc_number] => 09086951
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'Image reading apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/751037
[patent_app_country] => US
[patent_app_date] => 2013-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3465
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 305
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13751037
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/751037 | Image reading apparatus | Jan 24, 2013 | Issued |
Array
(
[id] => 9513166
[patent_doc_number] => 20140149657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-29
[patent_title] => 'INTELLIGENT PARAMETRIC SCRATCHAP MEMORY ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 14/129178
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12541
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14129178
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/129178 | Intelligent parametric scratchap memory architecture | Dec 27, 2012 | Issued |
Array
(
[id] => 9571491
[patent_doc_number] => 20140189204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND CACHE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/812285
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 16021
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13812285
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/812285 | INFORMATION PROCESSING APPARATUS AND CACHE CONTROL METHOD | Dec 27, 2012 | Abandoned |
Array
(
[id] => 9548523
[patent_doc_number] => 20140173170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'MULTIPLE SUBARRAY MEMORY ACCESS'
[patent_app_type] => utility
[patent_app_number] => 13/715163
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4495
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715163
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715163 | MULTIPLE SUBARRAY MEMORY ACCESS | Dec 13, 2012 | Abandoned |
Array
(
[id] => 9548572
[patent_doc_number] => 20140173221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'CACHE MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/715526
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5169
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715526
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715526 | Cache management | Dec 13, 2012 | Issued |
Array
(
[id] => 8991842
[patent_doc_number] => 20130219123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'MULTI-CORE PROCESSOR SHARING L1 CACHE'
[patent_app_type] => utility
[patent_app_number] => 13/713088
[patent_app_country] => US
[patent_app_date] => 2012-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4056
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13713088
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/713088 | MULTI-CORE PROCESSOR SHARING L1 CACHE | Dec 12, 2012 | Abandoned |
Array
(
[id] => 9548566
[patent_doc_number] => 20140173214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'Retention priority based cache replacement policy'
[patent_app_type] => utility
[patent_app_number] => 13/713999
[patent_app_country] => US
[patent_app_date] => 2012-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5815
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13713999
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/713999 | Retention priority based cache replacement policy | Dec 12, 2012 | Issued |
Array
(
[id] => 9437683
[patent_doc_number] => 20140115590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'METHOD AND APPARATUS FOR CONDITIONAL TRANSACTION ABORT AND PRECISE ABORT HANDLING'
[patent_app_type] => utility
[patent_app_number] => 13/659800
[patent_app_country] => US
[patent_app_date] => 2012-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4951
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13659800
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/659800 | Conditional transaction abort and precise abort handling | Oct 23, 2012 | Issued |
Array
(
[id] => 9410107
[patent_doc_number] => 20140101359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-10
[patent_title] => 'ASYMMETRIC CO-EXISTENT ADDRESS TRANSLATION STRUCTURE FORMATS'
[patent_app_type] => utility
[patent_app_number] => 13/646770
[patent_app_country] => US
[patent_app_date] => 2012-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9522
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13646770
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/646770 | Asymmetric co-existent address translation structure formats | Oct 7, 2012 | Issued |
Array
(
[id] => 10524541
[patent_doc_number] => 09251056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Bucket-based wear leveling method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/646426
[patent_app_country] => US
[patent_app_date] => 2012-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13646426
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/646426 | Bucket-based wear leveling method and apparatus | Oct 4, 2012 | Issued |
Array
(
[id] => 8794190
[patent_doc_number] => 20130111159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'Digital Signal Processing Data Transfer'
[patent_app_type] => utility
[patent_app_number] => 13/646649
[patent_app_country] => US
[patent_app_date] => 2012-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7337
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13646649
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/646649 | Digital signal processing data transfer | Oct 4, 2012 | Issued |
Array
(
[id] => 9282869
[patent_doc_number] => 20140032837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-30
[patent_title] => 'STORAGE SYSTEM, STORAGE CONTROL METHOD AND STORAGE CONTROL PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/639926
[patent_app_country] => US
[patent_app_date] => 2012-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 16143
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13639926
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/639926 | Storage system, storage control method and storage control program | Jul 23, 2012 | Issued |
Array
(
[id] => 10065742
[patent_doc_number] => 09104590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Storage system including multiple storage apparatuses and pool virtualization method'
[patent_app_type] => utility
[patent_app_number] => 13/639931
[patent_app_country] => US
[patent_app_date] => 2012-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 58
[patent_no_of_words] => 22549
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 525
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13639931
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/639931 | Storage system including multiple storage apparatuses and pool virtualization method | Jul 19, 2012 | Issued |
Array
(
[id] => 9998950
[patent_doc_number] => 09043567
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-05-26
[patent_title] => 'Methods and systems for replicating an expandable storage volume'
[patent_app_type] => utility
[patent_app_number] => 13/433170
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 24
[patent_no_of_words] => 15833
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13433170
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/433170 | Methods and systems for replicating an expandable storage volume | Mar 27, 2012 | Issued |
Array
(
[id] => 8613741
[patent_doc_number] => 20130019053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'FLASH CONTROLLER HARDWARE ARCHITECTURE FOR FLASH DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/432394
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15881
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432394 | FLASH CONTROLLER HARDWARE ARCHITECTURE FOR FLASH DEVICES | Mar 27, 2012 | Abandoned |