
Jon S. Taylor
Examiner (ID: 19506, Phone: (571)272-9858 , Office: P/3723 )
| Most Active Art Unit | 3723 |
| Art Unit(s) | 3723 |
| Total Applications | 332 |
| Issued Applications | 179 |
| Pending Applications | 0 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15887103
[patent_doc_number] => 10649896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Storage device and data processing system including the same
[patent_app_type] => utility
[patent_app_number] => 15/803169
[patent_app_country] => US
[patent_app_date] => 2017-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11572
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15803169
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/803169 | Storage device and data processing system including the same | Nov 2, 2017 | Issued |
Array
(
[id] => 12687874
[patent_doc_number] => 20180121124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => MEMORY DEVICE HAVING A PLURALITY OF LOW POWER STATES
[patent_app_type] => utility
[patent_app_number] => 15/797525
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797525
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797525 | Memory device having a plurality of low power states | Oct 29, 2017 | Issued |
Array
(
[id] => 12180492
[patent_doc_number] => 20180039428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE AND CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 15/723295
[patent_app_country] => US
[patent_app_date] => 2017-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 16235
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15723295
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/723295 | Semiconductor storage device and controller | Oct 2, 2017 | Issued |
Array
(
[id] => 14135827
[patent_doc_number] => 20190102303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => SOFTWARE-TRANSPARENT HARDWARE PREDICTOR FOR CORE-TO-CORE DATA TRANSFER OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 15/721249
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721249
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721249 | Software-transparent hardware predictor for core-to-core data transfer optimization | Sep 28, 2017 | Issued |
Array
(
[id] => 14135813
[patent_doc_number] => 20190102296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => DATA PRESERVATION AND RECOVERY IN A MEMORY COMPONENT
[patent_app_type] => utility
[patent_app_number] => 15/721237
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17703
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721237
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721237 | Data preservation and recovery in a memory component | Sep 28, 2017 | Issued |
Array
(
[id] => 15137099
[patent_doc_number] => 10482017
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Processor, method, and system for cache partitioning and control for accurate performance monitoring and optimization
[patent_app_type] => utility
[patent_app_number] => 15/721223
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 10553
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721223
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721223 | Processor, method, and system for cache partitioning and control for accurate performance monitoring and optimization | Sep 28, 2017 | Issued |
Array
(
[id] => 14091641
[patent_doc_number] => 10241724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-26
[patent_title] => Storage area network emulation
[patent_app_type] => utility
[patent_app_number] => 15/717592
[patent_app_country] => US
[patent_app_date] => 2017-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7706
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15717592
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/717592 | Storage area network emulation | Sep 26, 2017 | Issued |
Array
(
[id] => 14669427
[patent_doc_number] => 10372615
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-06
[patent_title] => Data management for cache memory
[patent_app_type] => utility
[patent_app_number] => 15/712519
[patent_app_country] => US
[patent_app_date] => 2017-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11455
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15712519
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/712519 | Data management for cache memory | Sep 21, 2017 | Issued |
Array
(
[id] => 14669455
[patent_doc_number] => 10372629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Control for authenticated accesses to a memory device
[patent_app_type] => utility
[patent_app_number] => 15/705597
[patent_app_country] => US
[patent_app_date] => 2017-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15705597
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/705597 | Control for authenticated accesses to a memory device | Sep 14, 2017 | Issued |
Array
(
[id] => 14614891
[patent_doc_number] => 10360147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-23
[patent_title] => Data storage layout
[patent_app_type] => utility
[patent_app_number] => 15/692274
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 27431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15692274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/692274 | Data storage layout | Aug 30, 2017 | Issued |
Array
(
[id] => 12665458
[patent_doc_number] => 20180113652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => STORAGE DEVICE COMPATIBLE WITH SELECTED ONE OF MULTIPLE INTERFACE STANDARDS
[patent_app_type] => utility
[patent_app_number] => 15/675200
[patent_app_country] => US
[patent_app_date] => 2017-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15675200
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/675200 | Storage device compatible with selected one of multiple interface standards | Aug 10, 2017 | Issued |
Array
(
[id] => 15545253
[patent_doc_number] => 10572407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Hybrid data storage array
[patent_app_type] => utility
[patent_app_number] => 15/675018
[patent_app_country] => US
[patent_app_date] => 2017-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10370
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15675018
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/675018 | Hybrid data storage array | Aug 10, 2017 | Issued |
Array
(
[id] => 15182435
[patent_doc_number] => 20190361809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/333744
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16333744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/333744 | Computer system | Aug 2, 2017 | Issued |
Array
(
[id] => 13782881
[patent_doc_number] => 20190004979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => SYSTEMS AND METHODS FOR REDUCING WRITE LATENCY
[patent_app_type] => utility
[patent_app_number] => 15/636906
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636906
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636906 | Systems and methods for reducing write latency | Jun 28, 2017 | Issued |
Array
(
[id] => 12756196
[patent_doc_number] => 20180143899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => CONTROLLER, MEMORY SYSTEM AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/636716
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636716
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636716 | Controller, memory system and operating method thereof | Jun 28, 2017 | Issued |
Array
(
[id] => 14735573
[patent_doc_number] => 10387186
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Hypervisor with virtual-memory file system
[patent_app_type] => utility
[patent_app_number] => 15/636527
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4603
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636527
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636527 | Hypervisor with virtual-memory file system | Jun 27, 2017 | Issued |
Array
(
[id] => 12392877
[patent_doc_number] => 09965207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Maintenance of cloned computer data
[patent_app_type] => utility
[patent_app_number] => 15/627798
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 11260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15627798
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/627798 | Maintenance of cloned computer data | Jun 19, 2017 | Issued |
Array
(
[id] => 11958042
[patent_doc_number] => 20170262195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/609380
[patent_app_country] => US
[patent_app_date] => 2017-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5440
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15609380
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/609380 | SEMICONDUCTOR DEVICE | May 30, 2017 | Abandoned |
Array
(
[id] => 12140184
[patent_doc_number] => 20180018267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'SPECULATIVE READS IN BUFFERED MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/602996
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 22874
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602996
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602996 | SPECULATIVE READS IN BUFFERED MEMORY | May 22, 2017 | Abandoned |
Array
(
[id] => 13212869
[patent_doc_number] => 10120804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Hybrid tracking of transaction read and write sets
[patent_app_type] => utility
[patent_app_number] => 15/593995
[patent_app_country] => US
[patent_app_date] => 2017-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 23380
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15593995
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/593995 | Hybrid tracking of transaction read and write sets | May 11, 2017 | Issued |