
Jonathan G. Jelsma
Examiner (ID: 15225)
| Most Active Art Unit | 1722 |
| Art Unit(s) | 1722, 1795, 1721 |
| Total Applications | 1007 |
| Issued Applications | 655 |
| Pending Applications | 83 |
| Abandoned Applications | 290 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19467962
[patent_doc_number] => 20240321632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING LINER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/733512
[patent_app_country] => US
[patent_app_date] => 2024-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7637
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18733512
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/733512 | SEMICONDUCTOR DEVICE INCLUDING LINER STRUCTURE | Jun 3, 2024 | Pending |
Array
(
[id] => 19936782
[patent_doc_number] => 12310002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/666835
[patent_app_country] => US
[patent_app_date] => 2024-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666835
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/666835 | Semiconductor device | May 16, 2024 | Issued |
Array
(
[id] => 19409214
[patent_doc_number] => 20240292725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => MANUFACTURING APPARATUS AND METHOD OF MANUFACTURING DISPLAY APPARATUS USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/656780
[patent_app_country] => US
[patent_app_date] => 2024-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18656780
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/656780 | MANUFACTURING APPARATUS AND METHOD OF MANUFACTURING DISPLAY APPARATUS USING THE SAME | May 6, 2024 | Pending |
Array
(
[id] => 19936780
[patent_doc_number] => 12310000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/655341
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655341
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655341 | Manufacturing method of semiconductor device | May 5, 2024 | Issued |
Array
(
[id] => 19407376
[patent_doc_number] => 20240290887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/656134
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18656134
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/656134 | Semiconductor devices | May 5, 2024 | Issued |
Array
(
[id] => 19407312
[patent_doc_number] => 20240290823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => STRUCTURE AND METHOD FOR FORMING INTEGRATED HIGH DENSITY MIM CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 18/654658
[patent_app_country] => US
[patent_app_date] => 2024-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13820
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654658
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/654658 | Structure and method for forming integrated high density MIM capacitor | May 2, 2024 | Issued |
Array
(
[id] => 20347545
[patent_doc_number] => 12471283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Microelectronic devices with source region vertical extension between upper and lower channel regions, and related methods
[patent_app_type] => utility
[patent_app_number] => 18/649366
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 31
[patent_no_of_words] => 14571
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649366
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649366 | Microelectronic devices with source region vertical extension between upper and lower channel regions, and related methods | Apr 28, 2024 | Issued |
Array
(
[id] => 19394855
[patent_doc_number] => 20240284725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/639156
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20186
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639156
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639156 | Display device | Apr 17, 2024 | Issued |
Array
(
[id] => 19349270
[patent_doc_number] => 20240258234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => MANUFACTURING METHOD OF A SEMICONDUCTOR DEVICE AND METHOD FOR CREATING A LAYOUT THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/633866
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18633866
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/633866 | Manufacturing method of a semiconductor device and method for creating a layout thereof | Apr 11, 2024 | Issued |
Array
(
[id] => 20283754
[patent_doc_number] => 20250308996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SEMICONDUCTOR STRUCTURE WITH INCREASED DENSITY OF ELECTRICAL CONDUCTIVE PATHS AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/624564
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624564
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624564 | SEMICONDUCTOR STRUCTURE WITH INCREASED DENSITY OF ELECTRICAL CONDUCTIVE PATHS AND METHOD FOR MANUFACTURING THE SAME | Apr 1, 2024 | Pending |
Array
(
[id] => 19337189
[patent_doc_number] => 20240251619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => DISPLAY SUBSTRATE AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/619330
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619330
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619330 | Display substrate and display device | Mar 27, 2024 | Issued |
Array
(
[id] => 20189839
[patent_doc_number] => 12400964
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/609234
[patent_app_country] => US
[patent_app_date] => 2024-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 25495
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18609234
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/609234 | Integrated circuit | Mar 18, 2024 | Issued |
Array
(
[id] => 19285754
[patent_doc_number] => 20240222231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => POWER DEVICE MODULE WITH DUMMY PAD DIE LAYOUT
[patent_app_type] => utility
[patent_app_number] => 18/608662
[patent_app_country] => US
[patent_app_date] => 2024-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18608662
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/608662 | POWER DEVICE MODULE WITH DUMMY PAD DIE LAYOUT | Mar 17, 2024 | Pending |
Array
(
[id] => 19606887
[patent_doc_number] => 20240397767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/605256
[patent_app_country] => US
[patent_app_date] => 2024-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18605256
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/605256 | DISPLAY DEVICE | Mar 13, 2024 | Pending |
Array
(
[id] => 19728626
[patent_doc_number] => 20250031377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => 3D SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/602749
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602749
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602749 | 3D SEMICONDUCTOR MEMORY DEVICE | Mar 11, 2024 | Pending |
Array
(
[id] => 19470556
[patent_doc_number] => 20240324226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/591886
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8518
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591886
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591886 | SEMICONDUCTOR MEMORY DEVICE | Feb 28, 2024 | Pending |
Array
(
[id] => 19484432
[patent_doc_number] => 20240332474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/586524
[patent_app_country] => US
[patent_app_date] => 2024-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18586524
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/586524 | ELECTRONIC DEVICE | Feb 24, 2024 | Pending |
Array
(
[id] => 20196767
[patent_doc_number] => 20250273477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => SEMICONDUCTOR PROCESSING FOR FORMING ISOLATION STRUCTURE IN SEMICONDUCTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/585539
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2339
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585539
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585539 | SEMICONDUCTOR PROCESSING FOR FORMING ISOLATION STRUCTURE IN SEMICONDUCTOR SUBSTRATE | Feb 22, 2024 | Pending |
Array
(
[id] => 19403379
[patent_doc_number] => 20240286890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => DOUBLE LAYER MEMS DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/585802
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8091
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585802
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585802 | DOUBLE LAYER MEMS DEVICES | Feb 22, 2024 | Pending |
Array
(
[id] => 19790038
[patent_doc_number] => 20250063717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/585516
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13496
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585516
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585516 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Feb 22, 2024 | Pending |