
Jonathan Han
Examiner (ID: 12949, Phone: (571)270-7546 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1517 |
| Issued Applications | 1228 |
| Pending Applications | 122 |
| Abandoned Applications | 211 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17574218
[patent_doc_number] => 11322493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Method (and related apparatus) for forming a semiconductor device with reduced spacing between nanostructure field-effect transistors
[patent_app_type] => utility
[patent_app_number] => 16/929592
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 25
[patent_no_of_words] => 25591
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929592
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929592 | Method (and related apparatus) for forming a semiconductor device with reduced spacing between nanostructure field-effect transistors | Jul 14, 2020 | Issued |
Array
(
[id] => 17174440
[patent_doc_number] => 20210328111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => LED DISPLAY SCREEN MODULE
[patent_app_type] => utility
[patent_app_number] => 16/927060
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927060
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927060 | LED display screen module | Jul 12, 2020 | Issued |
Array
(
[id] => 19873717
[patent_doc_number] => 12266588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Thermoelectric cooling pedestal for substrate processing systems
[patent_app_type] => utility
[patent_app_number] => 17/627241
[patent_app_country] => US
[patent_app_date] => 2020-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4895
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17627241
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/627241 | Thermoelectric cooling pedestal for substrate processing systems | Jul 8, 2020 | Issued |
Array
(
[id] => 17174179
[patent_doc_number] => 20210327850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => SEMICONDUCTOR APPARATUS AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/921963
[patent_app_country] => US
[patent_app_date] => 2020-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5662
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921963
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921963 | Semiconductor apparatus and fabrication method thereof | Jul 6, 2020 | Issued |
Array
(
[id] => 18263228
[patent_doc_number] => 11610937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Micro LED group substrate, method of manufacturing same, micro LED display panel, and method of manufacturing same
[patent_app_type] => utility
[patent_app_number] => 16/921564
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 37
[patent_no_of_words] => 16930
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921564
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921564 | Micro LED group substrate, method of manufacturing same, micro LED display panel, and method of manufacturing same | Jul 5, 2020 | Issued |
Array
(
[id] => 17886717
[patent_doc_number] => 20220302195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SOLID-STATE IMAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/639562
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13049
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17639562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/639562 | SOLID-STATE IMAGING DEVICE | Jul 5, 2020 | Abandoned |
Array
(
[id] => 18766899
[patent_doc_number] => 11817308
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Display panel and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/040990
[patent_app_country] => US
[patent_app_date] => 2020-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 15
[patent_no_of_words] => 5281
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17040990
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/040990 | Display panel and manufacturing method thereof | Jul 1, 2020 | Issued |
Array
(
[id] => 17424338
[patent_doc_number] => 11257800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Method of manufacturing light emitting device, method of manufacturing light emitting module, light emitting device, and light emitting module
[patent_app_type] => utility
[patent_app_number] => 16/917903
[patent_app_country] => US
[patent_app_date] => 2020-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 59
[patent_no_of_words] => 15348
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16917903
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/917903 | Method of manufacturing light emitting device, method of manufacturing light emitting module, light emitting device, and light emitting module | Jun 30, 2020 | Issued |
Array
(
[id] => 17137644
[patent_doc_number] => 11139210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Bonding support structure (and related process) for wafer stacking
[patent_app_type] => utility
[patent_app_number] => 16/908966
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 58
[patent_no_of_words] => 16044
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908966
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908966 | Bonding support structure (and related process) for wafer stacking | Jun 22, 2020 | Issued |
Array
(
[id] => 17032916
[patent_doc_number] => 11094734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Imaging device
[patent_app_type] => utility
[patent_app_number] => 16/909070
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 12156
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909070 | Imaging device | Jun 22, 2020 | Issued |
Array
(
[id] => 16545095
[patent_doc_number] => 20200411510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => MULTI-FINGER DEVICES WITH REDUCED PARASITIC CAPACITANCE
[patent_app_type] => utility
[patent_app_number] => 16/908899
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908899
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908899 | Multi-finger devices with reduced parasitic capacitance | Jun 22, 2020 | Issued |
Array
(
[id] => 17803331
[patent_doc_number] => 11417644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Integration of multiple discrete GaN devices
[patent_app_type] => utility
[patent_app_number] => 16/903961
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6356
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16903961
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/903961 | Integration of multiple discrete GaN devices | Jun 16, 2020 | Issued |
Array
(
[id] => 16739203
[patent_doc_number] => 10964871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Micro LED structure and method of manufacturing same
[patent_app_type] => utility
[patent_app_number] => 16/904102
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 7119
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904102
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904102 | Micro LED structure and method of manufacturing same | Jun 16, 2020 | Issued |
Array
(
[id] => 18262442
[patent_doc_number] => 11610145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Systems and methods for blast electronic activity detection
[patent_app_type] => utility
[patent_app_number] => 16/898132
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 33
[patent_no_of_words] => 116698
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16898132
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/898132 | Systems and methods for blast electronic activity detection | Jun 9, 2020 | Issued |
Array
(
[id] => 17032853
[patent_doc_number] => 11094671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Package with thinned substrate
[patent_app_type] => utility
[patent_app_number] => 16/895459
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4468
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16895459
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/895459 | Package with thinned substrate | Jun 7, 2020 | Issued |
Array
(
[id] => 16332248
[patent_doc_number] => 20200303214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/896039
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896039 | Semiconductor package structure | Jun 7, 2020 | Issued |
Array
(
[id] => 17137611
[patent_doc_number] => 11139177
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Method of fabricating semiconductor package structure
[patent_app_type] => utility
[patent_app_number] => 16/896038
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 6921
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896038
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896038 | Method of fabricating semiconductor package structure | Jun 7, 2020 | Issued |
Array
(
[id] => 16516105
[patent_doc_number] => 20200395363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING AN AIR SPACER AND A METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/891183
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891183
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891183 | Semiconductor device including an air spacer and a method for fabricating the same | Jun 2, 2020 | Issued |
Array
(
[id] => 16774132
[patent_doc_number] => 10985256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/889781
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 7
[patent_no_of_words] => 5957
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889781
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889781 | Semiconductor device and method for manufacturing the same | May 31, 2020 | Issued |
Array
(
[id] => 16316181
[patent_doc_number] => 20200294919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => INTERCONNECT STRUCTURE WITH AIR-GAPS
[patent_app_type] => utility
[patent_app_number] => 16/888962
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3779
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888962
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888962 | Interconnect structure with air-gaps | May 31, 2020 | Issued |