
Jonathan Han
Examiner (ID: 12949, Phone: (571)270-7546 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1517 |
| Issued Applications | 1228 |
| Pending Applications | 122 |
| Abandoned Applications | 211 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14843665
[patent_doc_number] => 20190280233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => SEMICONDUCTOR NANOCRYSTAL PARTICLES, PRODUCTION METHODS THEREOF, AND DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/298357
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298357
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298357 | Semiconductor nanocrystal particles, production methods thereof, and devices including the same | Mar 10, 2019 | Issued |
Array
(
[id] => 17092983
[patent_doc_number] => 11121181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-14
[patent_title] => Dimension control for raised lines
[patent_app_type] => utility
[patent_app_number] => 16/298299
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 16284
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298299
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298299 | Dimension control for raised lines | Mar 10, 2019 | Issued |
Array
(
[id] => 16372404
[patent_doc_number] => 10804170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Device/health of line (HOL) aware eBeam based overlay (EBO OVL) structure
[patent_app_type] => utility
[patent_app_number] => 16/298309
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3894
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298309
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298309 | Device/health of line (HOL) aware eBeam based overlay (EBO OVL) structure | Mar 10, 2019 | Issued |
Array
(
[id] => 16704520
[patent_doc_number] => 10954441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Quantum dots
[patent_app_type] => utility
[patent_app_number] => 16/298276
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11163
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298276 | Quantum dots | Mar 10, 2019 | Issued |
Array
(
[id] => 15840905
[patent_doc_number] => 20200135735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/298887
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5794
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298887
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298887 | Semiconductor device and method for making the same | Mar 10, 2019 | Issued |
Array
(
[id] => 16553207
[patent_doc_number] => 10886375
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Semiconductor device having buried gate structure and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/288910
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 33
[patent_no_of_words] => 8184
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288910
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288910 | Semiconductor device having buried gate structure and method of fabricating the same | Feb 27, 2019 | Issued |
Array
(
[id] => 14467351
[patent_doc_number] => 20190185318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => MEMS DEVICE FORMED BY AT LEAST TWO BONDED STRUCTURAL LAYERS AND MANUFACTURING PROCESS THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/283254
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3504
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283254
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283254 | MEMS device formed by at least two bonded structural layers and manufacturing process thereof | Feb 21, 2019 | Issued |
Array
(
[id] => 16081421
[patent_doc_number] => 20200194697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => FLEXIBLE ORGANIC LIGHT-EMITTING DIODE PANEL
[patent_app_type] => utility
[patent_app_number] => 16/467982
[patent_app_country] => US
[patent_app_date] => 2019-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16467982
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/467982 | Flexible organic light-emitting diode panel | Feb 13, 2019 | Issued |
Array
(
[id] => 16625010
[patent_doc_number] => 20210043663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => SEMICONDUCTOR DEVICE AND IMAGING UNIT
[patent_app_type] => utility
[patent_app_number] => 16/976738
[patent_app_country] => US
[patent_app_date] => 2019-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9420
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16976738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/976738 | Semiconductor device and imaging unit | Feb 6, 2019 | Issued |
Array
(
[id] => 15415481
[patent_doc_number] => 20200028063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => HIGH TEMPERATURE SUPERCONDUCTOR
[patent_app_type] => utility
[patent_app_number] => 16/268388
[patent_app_country] => US
[patent_app_date] => 2019-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5954
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16268388
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/268388 | High temperature superconductor | Feb 4, 2019 | Issued |
Array
(
[id] => 16560640
[patent_doc_number] => 20210005789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => RADIATION-EMITTING COMPONENT AND METHOD FOR PRODUCING A RADIATION-EMITTING COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/969748
[patent_app_country] => US
[patent_app_date] => 2019-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16969748
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/969748 | Radiation-emitting component and method for producing a radiation-emitting component | Feb 4, 2019 | Issued |
Array
(
[id] => 16225455
[patent_doc_number] => 20200250572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => IMPLEMENTING A COMPUTER SYSTEM TASK INVOLVING NONSTATIONARY STREAMING TIME-SERIES DATA BY REMOVING BIASED GRADIENTS FROM MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/268040
[patent_app_country] => US
[patent_app_date] => 2019-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6695
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16268040
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/268040 | Implementing a computer system task involving nonstationary streaming time-series data by removing biased gradients from memory | Feb 4, 2019 | Issued |
Array
(
[id] => 14413885
[patent_doc_number] => 20190172786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => STACK OF LAYERS FOR PROTECTING AGAINST A PREMATURE BREAKDOWN OF INTERLINE POROUS DIELECTRICS WITHIN AN INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/260394
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260394
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260394 | Stack of layers for protecting against a premature breakdown of interline porous dielectrics within an integrated circuit | Jan 28, 2019 | Issued |
Array
(
[id] => 19261103
[patent_doc_number] => 12021170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Light-emitting device, manufacturing method therefor, and display device comprising same
[patent_app_type] => utility
[patent_app_number] => 17/261370
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 18588
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17261370
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/261370 | Light-emitting device, manufacturing method therefor, and display device comprising same | Jan 17, 2019 | Issued |
Array
(
[id] => 14317263
[patent_doc_number] => 20190148335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => SYSTEMS ENABLING LOWER-STRESS PROCESSING OF SEMICONDUCTOR DEVICE STRUCTURES AND RELATED STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/244939
[patent_app_country] => US
[patent_app_date] => 2019-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16244939
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/244939 | Systems enabling lower-stress processing of semiconductor device structures and related structures | Jan 9, 2019 | Issued |
Array
(
[id] => 16163529
[patent_doc_number] => 20200219997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => WRAP-AROUND CONTACT STRUCTURES FOR SEMICONDUCTOR NANOWIRES AND NANORIBBONS
[patent_app_type] => utility
[patent_app_number] => 16/238978
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238978
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238978 | Wrap-around contact structures for semiconductor nanowires and nanoribbons | Jan 2, 2019 | Issued |
Array
(
[id] => 16638043
[patent_doc_number] => 10916558
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => NOR flash memory and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/235329
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 32
[patent_no_of_words] => 6351
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235329
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235329 | NOR flash memory and method of fabricating the same | Dec 27, 2018 | Issued |
Array
(
[id] => 15840675
[patent_doc_number] => 20200135620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE PACKAGES WITH ELECTRICAL ROUTING IMPROVEMENTS AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 16/235761
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235761
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235761 | Semiconductor device packages with electrical routing improvements and related methods | Dec 27, 2018 | Issued |
Array
(
[id] => 16700121
[patent_doc_number] => 10950732
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/235610
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8866
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235610
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235610 | Semiconductor device and method of manufacturing the same | Dec 27, 2018 | Issued |
Array
(
[id] => 16119971
[patent_doc_number] => 20200212008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => APPARATUSES AND METHODS FOR ARRANGING THROUGH-SILICON VIAS AND PADS IN A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/235645
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6145
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235645
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235645 | Apparatuses and methods for arranging through-silicon vias and pads in a semiconductor device | Dec 27, 2018 | Issued |